16/32

M32C/8A Group Hardware Manual

RENESAS MCU M16C FAMILY / M32C/80 Series

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Technology Corp. without notice. Please review the latest information published by Renesas Technology Corp. through various means, including the Renesas Technology Corp. website (http://www.renesas.com).

Rev.1.00 Revision Date:Jul 15, 2007

Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
 You should not use the products or the technology described in this document for the purpose of military
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life
 - Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

How to Use This Manual

1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual.

The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the M32C/8A Group. Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Technology Web site.

Document Type	Description	Document Title	Document No.
Datasheet	Hardware overview and electrical characteristics	M32C/8A Group	REJ03B0213-
		Datasheet	0110
Hardware manual	Hardware specifications (pin assignments,	M32C/8A Group	This hardware
	memory maps, peripheral function	Hardware Manual	manual
	specifications, electrical characteristics, timing		
	charts) and operation description		
	Note: Refer to the application notes for details on		
	using peripheral functions.		
Software manual	Description of CPU instruction set	M32C/80 Series	REJ09B0319-
		Software Manual	0100
Application note	Information on using peripheral functions and	Available from Ren	esas
	application examples	Technology Web si	te.
	Sample programs		
	Information on writing programs in assembly		
	language and C		
Renesas	Product specifications, updates on documents,		
technical update	etc.		

2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1) Register Names, Bit Names, and Pin Names

Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word "register," "bit," or "pin" to distinguish the three categories.

Examples the PM03 bit in the PM0 register

P3_5 pin, VCC pin

(2) Notation of Numbers


The indication "b" is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication "h" is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format.

Examples Binary: 11b

Hexadecimal: EFA0h Decimal: 1234

3. Register Notation

The symbols and terms used in register diagrams are described below.



*1

Blank: Set to 0 or 1 according to the application.

0: Set to 0.

1: Set to 1.

X: Unimplemented.

*2

RW: Read and write.

RO: Read only.

WO: Write only.

-: Unimplemented.

*3

• Reserved bit

Reserved bit. Set to specified value.

*4

• Unimplemented

Nothing is implemented to the bit. As the bit may be used for future functions, if necessary, set to 0.

• Do not set to a value

Operation is not guaranteed when a value is set.

• Function varies according to the operating mode.

The function of the bit varies with the peripheral function mode. Refer to the register diagram for information on the individual modes.

4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connection
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SFR	Special Function Registers
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

All trademarks and registered trademarks are the property of their respective owners. IEBus is a registered trademark of NEC Electronics Corporation.

Table of Contents

Specia	ial Function Register (SFR) Page Reference	B-1
1.	Overview	1
1.1	Features	1
1.	.1.1 Applications	1
1.	.1.2 Specifications	
1.2	Product List	6
1.3	Block Diagram	7
1.4	Pin Assignments	
1.5	Pin Functions	15
2.	Central Processing Unit (CPU)	18
2.1	General Registers	19
2.	.1.1 Data Registers (R0, R1, R2, and R3)	19
2.	.1.2 Address Registers (A0 and A1)	
2.	.1.3 Static Base Register (SB)	19
2.	.1.4 Frame Base Register (FB)	19
2.	.1.5 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	
2.	.1.6 Interrupt Table Register (INTB)	19
2.	.1.7 Program Counter (PC)	19
2.	.1.8 Flag Register (FLG)	
2.2	High-Speed Interrupt Registers	
2.3	DMAC-Associated Registers	
3.	Memory	21
4.	Special Function Registers (SFRs)	22
5.	Reset	33
5.1	Hardware Reset 1	
5.	.1.1 Reset at a Stable Supply Voltage	
5.	.1.2 Power-on Reset	
5.2	Hardware Reset 2 (Vdet3 detection function)	
5.3	Software Reset	
5.4	Watchdog Timer Reset	
5.5	Internal Registers	36
6.	Power Supply Voltage Detection Function	37
6.1	Vdet3 Detection Function	41
6.2	Vdet4 Detection Function	42
6.	.2.1 Usage Notes on Vdet4 Detection Interrupt	44
6.3	Cold Start/Warm Start Determine Function	44
7.	Processor Mode	45
7.1	Processor Mode	45
7.2	Setting of Processor Mode	
8.	Bus	49
8.1	Bus Settings	

8.1.1	Selecting External Address Bus	
8.1.2	Selecting External Data Bus	50
8.1.3	Selecting Separate/Multiplexed Bus	50
8.2	Bus Control	
8.2.1	Address Bus and Data Bus	
8.2.2	Chip-Select Output	
8.2.3	Read/Write Output Signals	
8.2.4	Bus Timing	
8.2.5	ALE Output	
8.2.6	RDY Input	
8.2.7	HOLD Input	
8.2.8	External Bus States when Accessing Internal Space	
8.2.9	BCLK Output	
8.3	Page Mode Control Function	66
9. Clo	ock Generation Circuits	69
9.1	Types of the Clock Generation Circuit	
9.1.1	Main Clock	
9.1.2	Sub Clock	79
9.1.3	On-Chip Oscillator Clock	80
9.1.4	PLL Clock	81
9.2	CPU Clock and BCLK	83
9.3	Peripheral Function Clock	83
9.3.1	f1, f8, f32, and f2n	83
9.3.2	fAD	83
9.3.3	fC32	83
9.4	Clock Output Function	84
9.5	Power Consumption Control	85
9.5.1	CPU operating mode	85
9.5.2	Wait Mode	87
9.5.3	Stop Mode	
9.6	System Clock Protect Function	
10. Pro	otection	0.4
IU. PIC	NECTION	
11. Inte	errupts	95
11.1	Types of Interrupts	95
11.2	Software Interrupts	96
11.2.1	Undefined Instruction Interrupt	96
11.2.2	Overflow Interrupt	96
11.2.3	BRK Interrupt	96
11.2.4	BRK2 Interrupt	96
11.2.5	INT Instruction Interrupt	96
11.3	Hardware Interrupts	
11.3.1	Special Interrupts	97
11.3.2	DMACII Transfer Complete Interrupt	97
11.3.3	Peripheral Function Interrupt	97
11.4	High-Speed Interrupt	
11.5	Interrupts and Interrupt Vectors	
11 5 1	Fixed Vector Table	99

11.5.2 Relocatable Vector Table	
11.6 Interrupt Request Acknowledgement	
11.6.1 I Flag and IPL	102
11.6.2 Interrupt Control Registers and RLVL Register	102
11.6.3 Interrupt Sequence	106
11.6.4 Interrupt Response Time	107
11.6.5 IPL Change when Interrupt Request is Acknowledged	108
11.6.6 Saving a Register	
11.6.7 Returning from Interrupt Routine	
11.6.8 Interrupt Priority	
11.6.9 Interrupt Priority Level Select Circuit	
11.7 INT Interrupt	
11.8 NMI Interrupt	
11.9 Key Input Interrupt	
11.10 Address Match Interrupt	
12. Watchdog Timer	116
C	
13. DMAC	120
13.1 Transfer Cycles	
13.1.1 Effect of Source and Destination Addresses	
13.1.2 Effect of the DS Register	
13.1.3 Effect of Software Wait State	
13.1.4 Effect of the RDY Signal	
13.2 DMA Transfer Time	
13.3 Channel Priority and DMA Transfer Timing	
Total Comment of the	
14. DMACII	133
14.1 DMACII Settings	
14.1.1 RLVL Register	
14.1.2 DMACII Index	
14.1.3 Interrupt Control Register for the Peripheral Function	
14.1.4 Relocatable Vector Table for the Peripheral Function	
14.1.4 Relocatable vector Table for the Peripheral Punction	
14.2 DWACH Performance 14.3 Transfer Data	
14.3.1 Memory-to-memory Transfer	
14.3.3 Calculation Transfer	
14.4 Transfer Modes	
14.4.1 Single Transfer	
14.4.2 Burst Transfer	
14.4.3 Multiple Transfer	
14.5 Chain Transfer	
14.6 End-of-Transfer Interrupt	
14.7 Execution Time	
45 Times	
15. Timers	
15.1 Timer A	
15.1.1 Timer Mode	155

15.1.2	Event Counter Mode	156
15.1.3	One-Shot Timer Mode	161
15.1.4	Pulse Width Modulation Mode	163
15.2	Timer B	166
15.2.1	Timer Mode	173
15.2.2	Event Counter Mode	174
15.2.3	Pulse Period Measurement Mode, Pulse Width Measurement Mode	175
16. Thr	ee-Phase Motor Control Timer Function	178
16.1	Triangular Wave Modulation Mode	189
16.2	Sawtooth Wave Modulation Mode	193
16.3	Short Circuit Prevention Features	195
16.3.1	Prevention Against Upper/Lower Arm Short Circuit by Program Errors	195
16.3.2	Arm Short Circuit Prevention Using Dead Time Timer	195
16.3.3	Forced-Cutoff Function by the NMI Input	195
17. Ser	ial Interfaces	196
17.1	UART0 to UART4	197
17.1.1	Clock Synchronous Mode	207
17.1.2	Clock Asynchronous (UART) Mode	216
17.1.3	Special Mode 1 (I2C Mode)	224
17.1.4	Special Mode 2	236
17.1.5	Special Mode 3 (GCI Mode)	241
17.1.6	Special Mode 4 (SIM Mode)	245
18. A/D	Converter	251
18.1	Mode Descriptions	259
18.1.1	One-Shot Mode	260
18.1.2	Repeat Mode	261
18.1.3	Single Sweep Mode	262
18.1.4	Repeat Sweep Mode 0	263
18.1.5	Repeat Sweep Mode 1	264
18.1.6	Multi-Port Single Sweep Mode	266
18.1.7	Multi-Port Repeat Sweep Mode 0	267
18.2	Functions	268
18.2.1	Resolution	268
18.2.2	Sample and Hold	268
18.2.3	Trigger Select Function	268
18.2.4	DMAC Operating Mode	268
18.2.5	Extended Analog Input Pins	
18.2.6	External Operating Amplifier (Op-Amp) Connection Mode	269
18.2.7	Power Consumption Reduce Function	
	Read from the AD0i Register ($i = 0$ to 7)	
18.4	Output Impedance of Sensor Equivalent Circuit under A/D Conversion	270

19.	D/A Converter	272
20.	CRC Calculation	274
21.	X/Y Conversion	276
22.	Programmable I/O Ports	279
22.1	Port Pi Direction Register (PDi Register, i = 0 to 15)	279
22.2		
22.3		
22.4	Function Select Register B (PSLk Register, k = 0 to 3)	279
22.5	Function Select Register C (PSC Register)	279
22.6	Pull-up Control Register 0 to 4 (PUR0 to PUR4 Registers)	280
22.7	Port Control Register (PCR Register)	280
22.8	Analog Input and Other Peripheral Function Input	280
23.	Electrical Characteristics	299
24.	Usage Notes	331
24.1		
	4.1.1 Power-on	
24	4.1.2 Power Supply Ripple	
	4.1.3 Noise	
24.2		
	4.2.1 100 Pin-Package	
24	4.2.2 Register Settings	
24.3		
24	4.3.1 Main Clock	334
24	4.3.2 Sub Clock	334
24	4.3.3 Clock Dividing Ratio	334
24	4.3.4 Power Consumption Control	334
24.4	Protection	337
24.5	5 Interrupts	338
24	4.5.1 ISP Setting	338
24	4.5.2 NMI Interrupt	338
24	4.5.3 INT Interrupt	338
24	4.5.4 Changing Interrupt Control Register	
24	4.5.5 Changing RLVL Register	340
24.6	5 DMAC	341
24.7	7 Timers	342
24	4.7.1 Timer A, Timer B	
24	4.7.2 Timer A	342
24	4.7.3 Timer B	344
24.8	Three-Phase Motor Control Timer Function	
24.9	Serial Interfaces	
24	4.9.1 Changing UiBRG Register (i = 0 to 4)	
24	4.9.2 Clock Synchronous Mode	
24	4.9.3 UART Mode	346
24	4.9.4 Special Mode 1 (I2C Mode)	346
24.1	10 A/D Converter	3/17

24.11	Programmable I/O Ports	349	9
Appendix	1. Package Dimensions	350	
Index		35	1

Address Register Symbol	46 47 71, 118 72 115 94 49 73 74 40, 119 119 115 76 115
0001h 0002h 0002h 0003h 0004h Processor Mode Register 0 PM0 0005h Processor Mode Register 1 PM1 0006h System Clock Control Register 0 CM0 0007h System Clock Control Register 1 CM1 0008h 0009h Address Match Interrupt Enable Register PRCR 000Bh External Data Bus Width Control Register DS 000Ch Main Clock Division Register MCD 000Ch Watchdog Timer Start Register WDTS 000Fh Watchdog Timer Control Register WDC 0010h Watchdog Timer Control Register WDC 0011h Address Match Interrupt Register 0 RMAD0 0012h Address Match Interrupt Register 1 RMAD1 0015h Address Match Interrupt Register 2 VCR2 0018h Voltage Detection Register 2 VCR2 0018h Voltage Detection Register 3 RMAD2 001Ch Address Match Interrupt Register 3 RMAD3 001Eh O01Dh Address Match Interrupt Register 3 RMAD3	47 71, 118 72 115 94 49 73 74 40, 119 119 115 76 115
0002h 0003h 0004h Processor Mode Register 0 PM0 0005h Processor Mode Register 1 PM1 0006h System Clock Control Register 0 CM0 0007h System Clock Control Register 1 CM1 0008h Address Match Interrupt Enable Register PRCR 000Ah Protect Register PRCR 000Bh External Data Bus Width Control Register DS 000Ch Main Clock Division Register MCD 000Eh Watchdog Timer Start Register WDTS 000Fh Watchdog Timer Control Register WDC 0010h Watchdog Timer Control Register 0 RMAD0 0012h Address Match Interrupt Register 0 RMAD0 0013h Processor Mode Register 2 PM2 0018h Address Match Interrupt Register 1 RMAD1 0018h Address Match Interrupt Register 2 VCR2 0018h Voltage Detection Register 1 VCR1 001Ch Address Match Interrupt Register 3 RMAD3 001Eh O01Dh Address Match Interrupt	47 71, 118 72 115 94 49 73 74 40, 119 119 115 76 115
0003h 0004h Processor Mode Register 0 PM0 0005h Processor Mode Register 1 PM1 0006h System Clock Control Register 0 CM0 0007h System Clock Control Register 1 CM1 0008h CM1 CM1 0008h Address Match Interrupt Enable Register AIER 000Ah Protect Register PRCR 000Bh External Data Bus Width Control Register DS 000Ch Main Clock Division Register MCD 000Dh Oscillation Stop Detection Register WDC 000Fh Watchdog Timer Start Register WDC 000Fh Watchdog Timer Control Register WDC 0010h Watchdog Timer Control Register WDC 0011h Address Match Interrupt Register 0 RMAD0 0012h WDC PM2 0014h Voltage Detection Register 2 VCR2 0018h Voltage Detection Register 2 VCR2 0019h Address Match Interrupt Register 3 RMAD3 001Ch WDC	47 71, 118 72 115 94 49 73 74 40, 119 119 115 76 115
0004h Processor Mode Register 0 PM0 0005h Processor Mode Register 1 PM1 0006h System Clock Control Register 0 CM0 0007h System Clock Control Register 1 CM1 0008h O009h Address Match Interrupt Enable Register PRCR 0008h External Data Bus Width Control Register DS DS 0000Ch Main Clock Division Register MCD MCD 000Dh Oscillation Stop Detection Register WDTS WDC 000Fh Watchdog Timer Start Register WDC WDC 0010h Address Match Interrupt Register 0 RMAD0 0012h Processor Mode Register 2 PM2 0014h Address Match Interrupt Register 1 RMAD1 0018h Address Match Interrupt Register 2 VCR2 0018h Voltage Detection Register 1 VCR1 001Ah Voltage Detection Register 3 RMAD3 001Eh Address Match Interrupt Register 3 RMAD3 001Eh O020h O020h 0021h O022h O022h	47 71, 118 72 115 94 49 73 74 40, 119 119 115 76 115
0005h Processor Mode Register 1 PM1 0006h System Clock Control Register 0 CM0 0007h System Clock Control Register 1 CM1 0008h O009h Address Match Interrupt Enable Register AIER 000Ah Protect Register PRCR 000Bh External Data Bus Width Control Register DS 000Ch Main Clock Division Register MCD 000Dh Oscillation Stop Detection Register WDC 000Fh Watchdog Timer Start Register WDC 0010h Address Match Interrupt Register WDC 0012h Address Match Interrupt Register 0 RMAD0 0013h Processor Mode Register 2 PM2 0014h Address Match Interrupt Register 1 RMAD1 0018h Voltage Detection Register 2 VCR2 0018h Voltage Detection Register 1 VCR1 001Ch Address Match Interrupt Register 3 RMAD3 001Eh O001Dh Address Match Interrupt Register 3 RMAD3	47 71, 118 72 115 94 49 73 74 40, 119 119 115 76 115
0006h System Clock Control Register 0 CM0 0007h System Clock Control Register 1 CM1 0008h Common Control Register 1 CM1 0009h Address Match Interrupt Enable Register 1 AIER 000Ah Protect Register 1 PRCR 000Bh External Data Bus Width Control Register 1 DS 000Ch Main Clock Division Register 1 MCD 000Eh Watchdog Timer Start Register 2 WDT 000Fh Watchdog Timer Control Register 2 WDC 0010h Address Match Interrupt Register 0 RMAD0 0012h Processor Mode Register 2 PM2 0014h Processor Mode Register 2 VCR2 0018h Address Match Interrupt Register 1 RMAD1 0018h Address Match Interrupt Register 2 RMAD2 001Ah Voltage Detection Register 1 VCR1 001Ch Address Match Interrupt Register 3 RMAD3 001Eh O01Dh Address Match Interrupt Register 3 RMAD3	71, 118 72 115 94 49 73 74 40, 119 115 76 115
0007h System Clock Control Register 1 CM1 0008h 00008h Address Match Interrupt Enable Register AIER 000Ah Protect Register PRCR 000Bh External Data Bus Width Control Register DS 000Ch Main Clock Division Register MCD 000Eh Watchdog Timer Start Register WDTS 000Fh Watchdog Timer Start Register WDC 0010h Watchdog Timer Control Register WDC 0011h Address Match Interrupt Register 0 RMAD0 0012h Processor Mode Register 2 PM2 0014h Processor Match Interrupt Register 1 RMAD1 0015h Address Match Interrupt Register 2 VCR2 0018h Voltage Detection Register 2 RMAD2 001Ah Voltage Detection Register 1 VCR1 001Ch Address Match Interrupt Register 3 RMAD3 001Eh O01Dh Address Match Interrupt Register 3 RMAD3	72 115 94 49 73 74 40, 119 115 76 115
0008h Address Match Interrupt Enable Register AIER 0009h Address Match Interrupt Enable Register AIER 000Ah Protect Register PRCR 000Bh External Data Bus Width Control Register DS 000Ch Main Clock Division Register MCD 000Dh Oscillation Stop Detection Register WDC 000Fh Watchdog Timer Start Register WDC 0010h Address Match Interrupt Register 0 RMAD0 0011h Address Match Interrupt Register 2 PM2 0014h Address Match Interrupt Register 1 RMAD1 0015h Address Match Interrupt Register 2 VCR2 0018h Voltage Detection Register 2 VCR2 0019h Address Match Interrupt Register 2 RMAD2 001Ch 001Ch VOR1 001Dh Address Match Interrupt Register 3 RMAD3 001Eh 0020h 0020h 0021h 0022h 0022h	115 94 49 73 74 40, 119 119 115 76 115
0009h Address Match Interrupt Enable Register AIER 000Ah Protect Register PRCR 000Bh External Data Bus Width Control Register DS 000Ch Main Clock Division Register MCD 000Dh Oscillation Stop Detection Register WDC 000Eh Watchdog Timer Start Register WDC 001Dh Watchdog Timer Control Register WDC 0011h Address Match Interrupt Register 0 RMAD0 0012h Address Match Interrupt Register 1 RMAD1 0014h Address Match Interrupt Register 1 RMAD1 0017h Voltage Detection Register 2 VCR2 0018h Address Match Interrupt Register 2 RMAD2 0018h Voltage Detection Register 1 VCR1 001Ch Address Match Interrupt Register 3 RMAD3 001Eh O01Dh Address Match Interrupt Register 3 RMAD3 001Eh O020h O020h O020h 0022h O022h O022h O022h	94 49 73 74 40, 119 119 115 76 115
000Ah Protect Register PRCR 000Bh External Data Bus Width Control Register DS 000Ch Main Clock Division Register MCD 000Dh Oscillation Stop Detection Register CM2 000Eh Watchdog Timer Start Register WDTS 000Fh Watchdog Timer Control Register WDC 0010h Address Match Interrupt Register 0 RMAD0 0012h Processor Mode Register 2 PM2 0014h Address Match Interrupt Register 1 RMAD1 0015h Address Match Interrupt Register 2 VCR2 0018h Voltage Detection Register 2 RMAD2 0019h Address Match Interrupt Register 2 RMAD2 001Ah Voltage Detection Register 1 VCR1 001Ch Address Match Interrupt Register 3 RMAD3 001Eh O0020h O020h 00021h O022h O022h	94 49 73 74 40, 119 119 115 76 115
000Bh External Data Bus Width Control Register DS 000Ch Main Clock Division Register MCD 000Dh Oscillation Stop Detection Register CM2 000Eh Watchdog Timer Start Register WDTS 000Fh Watchdog Timer Control Register WDC 0010h O011h Address Match Interrupt Register 0 RMAD0 0012h 0013h Processor Mode Register 2 PM2 0014h 0015h Address Match Interrupt Register 1 RMAD1 0018h 0017h Voltage Detection Register 2 VCR2 0018h 0019h Address Match Interrupt Register 2 RMAD2 001Ah 001Ch Voltage Detection Register 1 VCR1 001Ch 001Dh Address Match Interrupt Register 3 RMAD3 001Eh 0020h 0020h 0021h 0022h 0022h 0020h 0020h	49 73 74 40, 119 119 115 76 115
000Ch Main Clock Division Register MCD 000Dh Oscillation Stop Detection Register CM2 000Eh Watchdog Timer Start Register WDTS 000Fh Watchdog Timer Control Register WDC 0010h Address Match Interrupt Register 0 RMAD0 0012h RMAD0 RMAD0 0013h Processor Mode Register 2 PM2 0014h Processor Match Interrupt Register 1 RMAD1 0015h Address Match Interrupt Register 2 VCR2 0018h Address Match Interrupt Register 2 RMAD2 001Ah Voltage Detection Register 1 VCR1 001Ch Address Match Interrupt Register 3 RMAD3 001Eh O01Dh Address Match Interrupt Register 3 RMAD3 001Eh 0020h 0020h 0020h 0022h 0022h 0020h 0020h	73 74 40, 119 119 115 76 115 38
000Dh Oscillation Stop Detection Register CM2 000Eh Watchdog Timer Start Register WDTS 000Fh Watchdog Timer Control Register WDC 0010h Address Match Interrupt Register 0 RMAD0 0012h Processor Mode Register 2 PM2 0014h Address Match Interrupt Register 1 RMAD1 0015h Address Match Interrupt Register 2 VCR2 0018h 0018h Voltage Detection Register 2 RMAD2 001Ah Voltage Detection Register 1 VCR1 001Ch 0001Ch Voltage Detection Register 3 RMAD3 001Eh Address Match Interrupt Register 3 RMAD3 001Eh 0020h 0020h 0021h 0022h 0022h	74 40, 119 119 115 76 115 38
000Eh Watchdog Timer Start Register WDTS 000Fh Watchdog Timer Control Register WDC 0010h O011h Address Match Interrupt Register 0 RMAD0 0012h Processor Mode Register 2 PM2 0014h Address Match Interrupt Register 1 RMAD1 0015h Address Match Interrupt Register 2 VCR2 0017h Voltage Detection Register 2 VCR2 0018h Address Match Interrupt Register 2 RMAD2 001Bh Voltage Detection Register 1 VCR1 001Ch Address Match Interrupt Register 3 RMAD3 001Eh O01Ph Address Match Interrupt Register 3 RMAD3 001Eh O020h O020h 0021h O022h O022h	40, 119 119 115 76 115 38
000Fh 0010h 0011h 0011h Watchdog Timer Control Register WDC 0010h 0012h 0013h Address Match Interrupt Register 0 RMAD0 0013h 0013h Processor Mode Register 2 PM2 0014h 0015h Address Match Interrupt Register 1 RMAD1 0017h 0017h Voltage Detection Register 2 VCR2 0018h 0019h 0018h Address Match Interrupt Register 2 RMAD2 001Bh 001Bh 001Bh Voltage Detection Register 1 VCR1 001Dh 001Ch 001Eh Address Match Interrupt Register 3 RMAD3 001Eh 0020h 0020h 0021h 0020h 0021h 0020h 0022h	119 115 76 115 38
0010h Address Match Interrupt Register 0 RMAD0 0012h Processor Mode Register 2 PM2 0013h Processor Mode Register 2 PM2 0014h Processor Mode Register 2 PM2 0015h Address Match Interrupt Register 1 RMAD1 0017h Voltage Detection Register 2 VCR2 0018h Address Match Interrupt Register 2 RMAD2 001Ah Voltage Detection Register 1 VCR1 001Ch Address Match Interrupt Register 3 RMAD3 001Eh O01Eh O020h 0020h 0021h O022h	115 76 115 38
0011h 0012h 0013h Address Match Interrupt Register 0 RMAD0 0013h 0014h 0015h Processor Mode Register 2 PM2 0014h 0015h Address Match Interrupt Register 1 RMAD1 0016h 0017h Voltage Detection Register 2 VCR2 0018h 0019h Address Match Interrupt Register 2 RMAD2 001Ah 001Bh Voltage Detection Register 1 VCR1 001Ch 001Ch 001Dh Address Match Interrupt Register 3 RMAD3 001Eh 001Fh 0020h 0020h 0021h RMAD3	76 115 38
0012h	76 115 38
0013h Processor Mode Register 2 PM2 0014h 0015h Address Match Interrupt Register 1 RMAD1 0015h Voltage Detection Register 2 VCR2 0018h Voltage Detection Register 2 RMAD2 0019h Address Match Interrupt Register 2 RMAD2 001Bh Voltage Detection Register 1 VCR1 001Ch VOD1Dh Address Match Interrupt Register 3 RMAD3 001Eh 001Eh 0020h 0020h 0021h 0022h	115
0014h Address Match Interrupt Register 1 RMAD1 0016h 0017h Voltage Detection Register 2 VCR2 0018h 0019h Address Match Interrupt Register 2 RMAD2 001Ah 001Bh Voltage Detection Register 1 VCR1 001Dh 001Dh Address Match Interrupt Register 3 RMAD3 001Eh 001Eh 0020h 0020h 0021h 0022h 0022h	115
0015h 0016h 0017h Address Match Interrupt Register 1 RMAD1 0017h 0018h 0019h 0019h Voltage Detection Register 2 VCR2 0019h 0018h Address Match Interrupt Register 2 RMAD2 001Ch 001Ch 001Dh 001Eh 001Eh 001Fh 0020h 0020h Address Match Interrupt Register 3 RMAD3	38
0016h Voltage Detection Register 2 VCR2 0018h Voltage Detection Register 2 VCR2 0018h Address Match Interrupt Register 2 RMAD2 001Ah Voltage Detection Register 1 VCR1 001Ch VCR1 VCR1 001Dh Address Match Interrupt Register 3 RMAD3 001Fh VCR1 VCR1 0020h VCR1 VCR1	38
0017h Voltage Detection Register 2 VCR2 0018h 0019h Address Match Interrupt Register 2 RMAD2 001Ah 001Bh Voltage Detection Register 1 VCR1 001Ch 001Dh Address Match Interrupt Register 3 RMAD3 001Eh 001Eh 0020h 0020h 0021h 0022h	
0018h Address Match Interrupt Register 2 RMAD2 001Ah 001Bh Voltage Detection Register 1 VCR1 001Dh Address Match Interrupt Register 3 RMAD3 001Eh 001Ph RMAD3 001Ph 0020h RMAD3	
0019h Address Match Interrupt Register 2 RMAD2 001Ah Voltage Detection Register 1 VCR1 001Ch 001Dh Address Match Interrupt Register 3 RMAD3 001Eh 001Eh 0020h 0020h 0021h 0022h	
001Ah Voltage Detection Register 1 VCR1 001Ch VOR1 VCR1 001Dh Address Match Interrupt Register 3 RMAD3 001Fh VCR1 VCR1 001Fh VCR1 VCR1 001Fh VCR1 VCR1 0020h VCR1 VCR1 0021h VCR1 VCR1 0022h VCR1 VCR1	445
001Bh Voltage Detection Register 1 VCR1 001Ch 001Dh Address Match Interrupt Register 3 RMAD3 001Eh 001Fh 0020h 0021h 0022h 0022h	115
001Ch 001Dh Address Match Interrupt Register 3 RMAD3 001Eh 001Fh 0020h 0020h 0021h 0022h	
001Dh 001Eh Address Match Interrupt Register 3 RMAD3 001Fh 0020h 0021h 0022h	38
001Eh 001Fh 0020h 0021h 0022h	
001Fh 0020h 0021h 0022h	115
0020h 0021h 0022h	
0021h 0022h	
0022h	
0023h	
0024h	
0025h	
0026h PLL Control Register 0 PLC0	75
0027h PLL Control Register 1 PLC1	75
0028h	
0029h Address Match Interrupt Register 4 RMAD4	115
002Ah	
002Bh	
002Ch	
002Dh Address Match Interrupt Register 5 RAMD5	115
002Eh	
002Fh Vdet4 Detection Interrupt Register D4INT	39
0030h	
0031h	
0032h	
0033h	
0034h	
0035h	
0036h	
0037h	
0038h	
0039h Address Match Interrupt Register 6 RMAD6	115
003Ah	
003Bh	
003Ch	
003Dh Address Match Interrupt Register 7 RMAD7	
003Eh	115
003Fh	115

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Page
0040h	. rog.o.c.	6,56.	. ago
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h			
0048h	External Space Wait Control Register 0	EWCR0	55
0049h	External Space Wait Control Register 1	EWCR1	55
004Ah	External Space Wait Control Register 2	EWCR2	55
004Bh	External Space Wait Control Register 3	EWCR3	55
004Ch	Page Mode Wait Control Register 0	PWCR0	66
004Dh	Page Mode Wait Control Register 1	PWCR1	67
004Eh			
004Fh			
0050h			
0051h			
0052h			
0053h			
0054h			
0055h			
0056h			
0057h			
0058h			
0059h			
005Ah			
005Bh			
005Ch			
005Dh			
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h 0066h			
0067h			
0067H	DMA0 Control Register	DM0IC	
0069h	Timer B5 Interrupt Control Register	TB5IC	
0069H	DMA2 Control Register	DM2IC	
	UART2 Receive/ACK Interrupt Control		
006Bh	Register	S2RIC	
006Ch	Timer A0 Interrupt Control Register	TAOIC	
	UART3 Receive/ACK Interrupt Control		
006Dh	Register	S3RIC	
006Eh	Timer A2 Interrupt Control Register	TA2IC	1
006Fh	UART4 Receive/ACK Interrupt Control	S4RIC	103
	Register]
0070h	Timer A4 Interrupt Control Register	TA4IC]
0071h	UARTO/UART3 Bus Conflict Detection	BCN0IC/	
	Interrupt Control Register	BCN3IC	
0072h	UARTO Receive/ACK Interrupt Control	SORIC	
	Register A/D0 Conversion Interrput Control Register	AD0IC	-
0073h	UART1 Receive/ACK Interrupt Control		1
0074h	Register	S1RIC	
0075h		+	
0076h	Timer B1 Interrupt Control Register	TB1IC	103
0077h		1	. 50
0077h	Timer B3 Interrupt Control Register	TB3IC	103
0079h		1 = 5.0	. 55
007Ah	INT5 Interrupt Control Register	INT5IC	104
007An	in 10 interrupt Control Register	1	
	l	1	101
00704	INITO Interment Control Desiden	INITSIC	
007Ch	INT3 Interrupt Control Register	INT3IC	104
007Dh			
	INT3 Interrupt Control Register INT1 Interrupt Control Register	INT3IC INT1IC	104

Negister Syrinos Fage Syrinos Fage Syrinos	Address	Register	Symbol	Page
0082h 0083h 0083h 0084h 0085h 0086h 0087h 0088h 0088h DMA1 Interrupt Control Register DM1IC 0088h UART2 TransmitNACK Interrupt Control Register DM3IC 0088h DMA3 Interrupt Control Register TA1IC 008Ch Timer A1 Interrupt Control Register TA1IC 008Ch Timer A1 Interrupt Control Register TA3IC 008Ch Timer A1 Interrupt Control Register TA3IC 008Eh LART2 Bus Conflict Detection Interrupt SATIC 009Eh UART3 Charasmit/NACK Interrupt Control Register BCN2IC 009Eh UART3 Charasmit/NACK Interrupt Control Register BCN2IC 009Eh UART3 Charasmit/NACK Interrupt Control Register BCN2IC 009Eh UART3 Transmit Conflict Detection Interrupt Control Register BCN2IC 009Eh LART3 Transmit Conflict Detection Interrupt Control Register BCN1IC/		register	Symbol	r aye
0082h 0084h 0084h 0086h 0088h 0088h 0087h UART2 Transmit/NACK Interrupt Control 0089h UART2 Transmit/NACK Interrupt Control 0084h DMA3 Interrupt Control Register DM3IC 0084h DMA3 Interrupt Control Register DM3IC 0084h DMA3 Interrupt Control Register DM3IC 0086h UART3 Transmit/NACK Interrupt Control S3TIC 0086h Register S4TIC 0086h Limer A1 Interrupt Control Register TA3IC 0086h Limer A2 Interrupt Control Register BCN2IC 0086h Limer A3 Interrupt Control Register BCN2IC 0086h Limer A3 Interrupt Control Register S0TIC 00990h Register S0TIC 00991h Limer A1 Transmit Complete Interrupt Control S1TIC 00991h Timer B2 Interrupt Control Register KUPIC 00994h Timer B2 Interrupt Control Register TB0IC 00995h Timer B2 Interrupt Control Register TB4IC 103 00996h <td></td> <td></td> <td></td> <td></td>				
0083h 0086h 0086h 0087h 0088h 0087h 0088h DMA1 Interrupt Control Register DM1C 0089h UART2 Transmit/NACK Interrupt Control S2TIC 0084h DMA3 Interrupt Control Register DM3C 0086h DM3 Interrupt Control Register TA1C 0086h DM43 Interrupt Control Register TA1C 0086h DM78 Transmit/NACK Interrupt Control Register TA1C 0086h UART3 Transmit/NACK Interrupt Control Register TA3IC 0087h UART3 Ebus Conflict Detection Interrupt Control Register BCN2IC 0088h Lord Transmit/NACK Interrupt Control Register BCN2IC 00990h Register BCN2IC 00991h Interrupt Control Register BCN2IC 00991h Interrupt Control Register BCN2IC 00992h Register TB0IC 00993h Key Input Interrupt Control Register TB0IC 00994h Timer B2 Interrupt Control Register TB2IC 103 00995h Timer B2 Interrupt Control Register INT4IC<				
0088h 0086h 0088h DMA1 Interrupt Control Register DM1IC 0088h DMA1 Stransmin/NACK Interrupt Control S2TIC 0088h DMA3 Interrupt Control Register DM3IC 0088h DMA3 Interrupt Control Register DM3IC 0088h LART3 Transmin/NACK Interrupt Control S3TIC 0086h Timer A1 Interrupt Control Register TA1IC 0086h Timer A1 Interrupt Control Register TA3IC 0086h Timer A3 Interrupt Control Register TA3IC 0086h LOART3 Eus Conflict Detection Interrupt Control Register BCN2IC 0099h LOART3 Transmin/NACK Interrupt Control S0TIC 0099h LOART3 Transmin Groupfele Interrupt Control BCN4IC 0099h LART3 Transmin Gromplete Interrupt Control BCN4IC 0099h Timer B2 Interrupt Control Register TBDIC 0099h Timer B2 Interrupt Control Register TBDIC 0099h Timer B2 Interrupt Control Register TBAIC 103 0099h Timer B4 Interrupt Control Register INT3IC 104				
0085h 0087h 0088h DMA1 Interrupt Control Register DM1IC 0089h UART2 Transmin/NACK Interrupt Control S2TIC 0088h UART3 Transmin/NACK Interrupt Control Register 008Bh UART3 Transmin/NACK Interrupt Control S3TIC 008Ch Timer A1 Interrupt Control Register TA1IC 008Eh UART3 Transmin/NACK Interrupt Control S4TIC 008Eh UART4 Transmin/NACK Interrupt Control S4TIC 008Eh UART3 Taus Conflict Detection Interrupt BCN2IC 009Eh UART3 Taus Conflict Detection Interrupt BCN2IC 009Bh UART3 Transmit Conflict Detection Interrupt BCN1IC/ 009Bh Interrupt Control Register BCN1IC/ 009Bh Interrupt Control Register BCN1IC/ 009Bh Timer B0 Interrupt Control Register KUPIC 00995h Timer B2 Interrupt Control Register TB2IC 103 00996h Timer B4 Interrupt Control Register INT4IC 104 00996h Interrupt Control Register INT2IC 104 00996h				
0088h DMA1 Interrupt Control Register DM1IC 0088h DMA1 Interrupt Control Register DM1IC 0088h LART2 Transmit/NACK Interrupt Control S2TIC 008Ah DMA3 Interrupt Control Register DM3IC 008Bh LART3 Transmit/NACK Interrupt Control S3TIC 008Ch Timer A1 Interrupt Control Register TA1IC 008Ch Timer A1 Interrupt Control Register TA3IC 008Eh Timer A1 Interrupt Control Register S4TIC 008Eh Timer A1 Interrupt Control Register BCN2IC 0090h LART2 Bus Conflict Detection Interrupt Control Register S0TIC 0091h LART1/JUART4 Bus Conflict Detection Interrupt Control Register S0TIC 0092h LART1 Transmit Complete Interrupt Control Register STIC 0093h Key Input Interrupt Control Register KUPIC 0093h Timer B2 Interrupt Control Register TB0IC 0095h Timer B2 Interrupt Control Register TB4IC 103 0097h IWI Interrupt Control Register INT2IC 104 0098h Timer B4 Interrupt				
0088h DMA1 Interrupt Control Register DMIIC	0085h			
0088h DMA1 Interrupt Control Register DM1IC 0089h UART2 Transmit/NACK Interrupt Control S2TIC 008Ah DMA3 Interrupt Control Register DM3IC 008Bh DMA3 Interrupt Control Register S3TIC 008Ch Timer A1 Interrupt Control Register TA1IC 008Ch UART3 Transmit/NACK Interrupt Control Register TA3IC 008Eh Uiner A3 Interrupt Control Register TA3IC 008Eh Uiner A3 Interrupt Control Register BCN2IC 009Dh Loar Ta Bus Conflict Detection Interrupt Control Register S0TIC 009Dh Loar Tansmit/NACK Interrupt Control Register S0TIC 0091h UART1/UART4 Bus Conflict Detection Interrupt Control Register S1TIC 0092h UART1 Transmit/Complete Interrupt Control Register TB0IC 0093h Timer B0 Interrupt Control Register TB0IC 0094h Timer B2 Interrupt Control Register TB2IC 103 0095h Timer B2 Interrupt Control Register TB4IC 104 0098h Interrupt Control Register INT2IC 104 0099h<	0086h			
0088h DMA1 Interrupt Control Register DM1IC 0089h UART2 Transmit/NACK Interrupt Control S2TIC 008Ah DMA3 Interrupt Control Register DM3IC 008Bh DMA3 Interrupt Control Register S3TIC 008Ch Timer A1 Interrupt Control Register TA1IC 008Ch UART3 Transmit/NACK Interrupt Control Register TA3IC 008Eh Uiner A3 Interrupt Control Register TA3IC 008Eh Uiner A3 Interrupt Control Register BCN2IC 009Dh Loar Ta Bus Conflict Detection Interrupt Control Register S0TIC 009Dh Loar Tansmit/NACK Interrupt Control Register S0TIC 0091h UART1/UART4 Bus Conflict Detection Interrupt Control Register S1TIC 0092h UART1 Transmit/Complete Interrupt Control Register TB0IC 0093h Timer B0 Interrupt Control Register TB0IC 0094h Timer B2 Interrupt Control Register TB2IC 103 0095h Timer B2 Interrupt Control Register TB4IC 104 0098h Interrupt Control Register INT2IC 104 0099h<	0087h			
D089h		DMA1 Interrupt Control Register	DM1IC	
Negister	000011			
008Ah DMA3 Interrupt Control Register DM3IC 008Bh UART3 Transmit/NACK Interrupt Control Register S3TIC 008Ch Timer A1 Interrupt Control Register TA1IC 008Dh DART4 Transmit/NACK Interrupt Control Register S4TIC 008Eh Timer A3 Interrupt Control Register TA3IC 008Fh UART2 Bus Conflict Detection Interrupt Control Register S0TIC 0090h UART3 Transmit Control Register S0TIC 0091h UART1 TATAST Bus Conflict Detection Interrupt Control Register BCN4IC 0092h Register S0TIC 0092h Long Transmit Complete Interrupt Control Register STTIC 0093h Rey Input Interrupt Control Register KUPIC 0093h Timer 80 Interrupt Control Register TB2IC 103 0095h Timer 80 Interrupt Control Register TB2IC 103 0097h II/O Interrupt Control Register TB4IC 103 0098h Timer 84 Interrupt Control Register INT4IC 104 0099h INT2 Interrupt Control Register INT0IC 104 <tr< td=""><td>0089h</td><td></td><td>S2TIC</td><td></td></tr<>	0089h		S2TIC	
UART3 Transmit/NACK Interrupt Control Register Register Register Register Register RatiC Rat	00016		DMOIC	_
Negister	UUOAII		DIVISIC	
008Ch Timer A1 Interrupt Control Register TA1IC 008Dh UART4 Transmit/NACK Interrupt Control \$4TIC 008Eh Timer A3 Interrupt Control Register TA3IC 008Fh UART3 Bus Conflict Detection Interrupt BCN2IC 0090h Register SOTIC 0091h UART1 Transmit/NACK Interrupt Control BCN4IC 0092h UART1 Transmit Complete Interrupt Control Register 0093h Ivalian Transmit Complete Interrupt Control Register 0093h Ivalian Transmit Complete Interrupt Control Register 0093h Timer B0 Interrupt Control Register TB0IC 0093h Timer B2 Interrupt Control Register TB2IC 103 0093h Timer B2 Interrupt Control Register TB4IC 103 0093h Interrupt Control Register TB4IC 103 0094h Intra Interrupt Control Register INT4IC 104 0095h Intra Interrupt Control Register INT0IC 104 0096h Intra Priority Register RLVL 105, 134 0097h	008Bh		S3TIC	
008Dh UART4 Transmit/NACK Interrupt Control Register TA3IC 008Eh Timer A3 Interrupt Control Register TA3IC 008Fh UART2 Bus Conflict Detection Interrupt BCN2IC 0090h UART7 Transmit/NACK Interrupt Control Register SOTIC 0091h UART7 Transmit/NACK Interrupt Control Register BCN1IC/BCN4IC 0092h UART7 Transmit Complete Interrupt Control Register STITC 0093h CANAT1 Transmit Complete Interrupt Control Register KUPIC 0093h Key Input Interrupt Control Register KUPIC 0093h Timer B8 Interrupt Control Register TB0IC 0095h Timer B2 Interrupt Control Register TB2IC 103 0095h Timer B2 Interrupt Control Register TB4IC 103 0096h Timer B2 Interrupt Control Register INT4IC 104 0099h Interrupt Control Register INT4IC 104 0099h Interrupt Control Register INT0IC 104 0099h Introl Interrupt Control Register INT0IC 104 0099h Introl Interrupt Control Register				
103 103	008Ch		TA1IC	
Register	008Dh		S4TIC	
UARTZ Bus Conflict Detection Interrupt				
008Fh UARTZ Bus Conflict Detection Interrupt Control Register 0090h UARTO Transmit/NACK Interrupt Control Register 0091h UARTO Transmit/NACK Interrupt Control Register 0092h UARTI Transmit Complete Interrupt Control Register 0093h Key Input Interrupt Control Register KUPIC 0094h Timer BU Interrupt Control Register TBDIC 0095h Timer BU Interrupt Control Register TBDIC 0097h II/O Interrupt Control Register TB4IC 103 0098h Timer B4 Interrupt Control Register INT4IC 104 0099h INT4 Interrupt Control Register INT2IC 104 0099h INT2 Interrupt Control Register INT0IC 104 0099h INT0 Interrupt Control Register INT0IC 104 0099h Exit Priority Register INT0IC 104 0097h Exit Priority Register RLVL	008Eh		TA3IC	103
Control Register	00056	UART2 Bus Conflict Detection Interrupt	DCNOIC	103
Negister	UUBFII	Control Register	BUNZIU	
Negister	00001	UART0 Transmit/NACK Interrupt Control	00710	
UART1/UART4 Bus Conflict Detection BCN1IC/ BCN4IC Interrupt Control Register S1TIC Register S1TIC Register S1TIC Register S1TIC Register S1TIC Register S1TIC Register Register TB0IC Register REGISTER	0090n		SOTIC	
Interrupt Control Register			BCN1IC/	
UART1 Transmit Complete Interrupt Control Register KUPIC	0091h			
Negister STITC				1
0093h	0092h		S1TIC	
0094h Timer B0 Interrupt Control Register TB0IC 0095h Timer B2 Interrupt Control Register TB2IC 0097h II/O Interrupt Control Register 3/ CAN2 Interrupt Control Register 1 II/O3IC/ CAN21IC 0098h Timer B4 Interrupt Control Register TB4IC 103 0099h 1099h INT4 Interrupt Control Register INT4IC 104 0099h 1090h INT2IC 104 103 0099h 1090h INT2IC 104 103 0099h 1090h INT2IC 104 103 103 0099h 1070 Interrupt Control Register INT0IC 104 103 103 109 104 103 103 103 100 104 104 104 109 104 104 104 104 104 104 104 104 109 104 104 104 104 104 104 104 104 104 104 104 104 104 104 104 104 104 <t< td=""><td>UU03F</td><td></td><td>KLIDIC</td><td>-</td></t<>	UU03F		KLIDIC	-
0095h Timer B2 Interrupt Control Register TB2IC 103 0097h II/O Interrupt Control Register 3/ CAN2 Interrupt Control Register 1 CAN21IC 103 0098h Timer B4 Interrupt Control Register TB4IC 103 0099h 10094h INT4 Interrupt Control Register INT4IC 104 0099h 009Ch INT2 Interrupt Control Register INT2IC 104 0099h 1003 103 103 009Ph 1003 103 103 009Ph Exit Priority Control Register INT0IC 104 009Fh Exit Priority Register RLVL 105, 134 00A1h 00A2h 00A3h 00A3h 00A2h 00A3h 00A4h 00A3h 00A3h 00A4h 00A6h 00A6h 00A7h 00A8h 00AAh 00AAh 00ABh 00ACh 00ADh 00ADh 00ABh 00ADh 00BAH 00BAH 00B5h 00B6h 00B7h 00BAH <t< td=""><td></td><td></td><td></td><td>4</td></t<>				4
10096h		Timer BU Interrupt Control Register	TROIC	
1/O Interrupt Control Register 3/ CAN2 Interrupt Control Register 1			<u> </u>	
CAN2 Interrupt Control Register 1	0096h	Timer B2 Interrupt Control Register	TB2IC	103
0098h Timer B4 Interrupt Control Register TB4IC 103 0099h 1009Ah INT4 Interrupt Control Register INT4IC 104 009Bh 1009Ch INT2 Interrupt Control Register INT0IC 104 009Dh 103 103 103 009Eh INT0 Interrupt Control Register INT0IC 104 009Fh Exit Priority Register RLVL 105, 134 00A1h 00A1h 00A1h 00A1h 00A3h 00A4h 00A5h 00A6h 00A5h 00A6h 00A5h 00A6h 00AAh 00AAh 00AAh 00AAh 00ACh 00ADh 00ACh 00ADh 00AEh 00Bh 00Bh 00Bh 00B3h 00B4h 00B5h 00B6h 00B5h 00B6h 00B6h 00B6h 00BBh 00BBh 00BBh 00BBh 00BBh 00BBh 00BBh 00BBh 00BBh 00BBh 00BBh 00BBh </td <td>0097h</td> <td>II/O Interrupt Control Register 3/</td> <td>IIO3IC/</td> <td></td>	0097h	II/O Interrupt Control Register 3/	IIO3IC/	
0099h 009Ah INT4 Interrupt Control Register INT4IC 104 009Bh 009Ch INT2 Interrupt Control Register INT0IC 104 009Bh 103 103 103 009Eh INT0 Interrupt Control Register INT0IC 104 009Fh Exit Priority Register RLVL 105, 134 00A1h 00A2h 00A3h 00A4h 00A2h 00A3h 00A4h 00A5h 00A6h 00A6h 00A6h 00A6h 00A8h 00A9h 00AAh 00AAh 00ACh 00ACh 00ACh 00ACh 00AFh 00Bh 00Bh 00Bh 00B3h 00B3h 00B3h 00B3h 00B6h 00B6h 00B6h 00B6h 00B6h		CAN2 Interrupt Control Register 1	CAN21IC	
0099h 009Ah INT4 Interrupt Control Register INT4IC 104 009Bh 009Ch INT2 Interrupt Control Register INT0IC 104 009Bh 103 103 103 009Eh INT0 Interrupt Control Register INT0IC 104 009Fh Exit Priority Register RLVL 105, 134 00A1h 00A2h 00A3h 00A4h 00A2h 00A3h 00A4h 00A5h 00A6h 00A6h 00A6h 00A6h 00A8h 00A9h 00AAh 00AAh 00ACh 00ACh 00ACh 00ACh 00AFh 00Bh 00Bh 00Bh 00B3h 00B3h 00B3h 00B3h 00B6h 00B6h 00B6h 00B6h 00B6h	0098h	Timer B4 Interrupt Control Register	TB4IC	103
009Ah INT4 Interrupt Control Register INT4IC 104 009Bh 009Ch INT2 Interrupt Control Register INT2IC 104 009Bh 103 103 103 009Fh INTO Interrupt Control Register INTOIC 104 009Fh Exit Priority Register RLVL 105, 134 00A0h 00A1h 00A1h 00A1h 00A2h 00A3h 00A4h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A9h 00A8h 00ACh 00ADh 00ADh 00AEh 00AFh 00BBh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B8h 00B9h 00B8h 00BCh 00BCh 00BBh 00BCh 00BCh 00BCh 00BFh 00BFh 00BFh 00BFh 00BFh 00BFh				
1009Bh		INTA laterant Control Deviator	INTAIC	104
009Ch INT2 Interrupt Control Register INT0INTO Interrupt Control Register INT0INTO INTOINTOINTOINTOINTOINTOINTOINTOINTOINTO		IN 14 Interrupt Control Register	1111410	104
103				
009Dh 103 009Eh INTO Interrupt Control Register INTOIC 104 009Fh Exit Priority Register RLVL 105, 134 00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A3h 00A6h 00A7h 00A8h 00A9h 00A9h 00A9h 00ABh 00ACh 00ABh 00ACh 00ABh 00ABh 00AFh 00Bh 00Bh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00Bh 00B6h 00B7h 00B8h 00BCh 00BCh 00BCh 00BCh 00BCh 00BCh 00BFh to 00BFh to to to	009Ch	INT2 Interrupt Control Register	INT2IC	104
009Fh Exit Priority Register RLVL 105, 134 00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A7h 00A8h 00A8h 00A8h 00A6h 00ACh 00Bh 00Bh 00Bsh	009Dh			103
009Fh Exit Priority Register RLVL 105, 134 00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A7h 00A8h 00A8h 00A8h 00A6h 00ACh 00Bh 00Bh 00Bsh	009Fh	INTO Intervent Control Desister	INTOIC	104
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00AFh 00B6h 00B1h 00B6h				
00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00A9h 00A9h 00ADh 00ADh 00ACh 00ADh 00AFh 00Bh 00B1h 00B2h 00B3h 00B4h 00B6h 00B6h 00B6h 00B6h 00B9h 00BAh 00BBh 00BBh 00BCh 00BDh 00BCh 00BCh 00BFh 00BFh 00BFh 00BFh 00BFh 00BFh		Exit Priority Register	KLVL	105, 134
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00A8h 00ABh 00ACh 00AEh 00AFh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BCh 00BCh 00BCh 00BCh 00BFh 00BFh 00BFh 00BFh	00A0h			
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00AAh 00AAh 00ABh 00ACh 00ACh 00ADh 00AEh 00AEh 00AEh 00BSh				
00A4h 00A5h 00A6h 00A7h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00B1h 00B1h 00B2h 00B5h 00B6h 00B7h 00B6h 00B6h 00B6h 00B6h 00B6h 00B6h				
00A5h 00A6h 00A7h 00A8h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AFh 00B1h 00B1h 00B2h 00B5h 00B6h 00B6h 00B6h 00B6h 00B6h 00B6h 00B6h 00B6h 00B6h 00B7h 00B6h 00B7h 00B6h 00B7h 00B6h 00B7h 00B8h 00B9h	00A1h			
00A5h 00A6h 00A7h 00A8h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AFh 00B1h 00B1h 00B2h 00B5h 00B6h 00B6h 00B6h 00B6h 00B6h 00B6h 00B6h 00B6h 00B6h 00B7h 00B6h 00B7h 00B6h 00B7h 00B6h 00B7h 00B8h 00B9h	00A1h 00A2h			
00A6h 00A7h 00A8h 00A9h 00A9h 00A9h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AFh 00B1h 00B2h 00B2h 00B3h 00B4h 00B5h 00B6h 00B6h 00B7h 00B9h 00BAh 00B9h 00BBH	00A1h 00A2h 00A3h			
00A7h 00A8h 00A9h 00A9h 00AAh 00AAh 00ABh 00ACh 00ACh 00AEh 00AEh 00AFh 00B2h 00B2h 00B2h 00B3h 00B5h 00B6h 00B7h 00B7h 00B7h 00B8h 00B7h	00A1h 00A2h 00A3h 00A4h			
00A8h 00A9h 00AAh 00AAh 00ABh 00ACh 00ACh 00ADh 00AEh 00BCh 00BOh 00BSh	00A1h 00A2h 00A3h 00A4h 00A5h			
00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00AFh 00Bh 00B1h 00B2h 00B3h 00B4h 00B6h	00A1h 00A2h 00A3h 00A4h 00A5h 00A6h			
00AAh 00ABh 00ACh 00ACh 00ACh 00ADh 00AEh 00AFh 00B1h 00B2h 00B3h 00B4h 00B6h 00B9h 00B9h 00B9h 00B9h 00BAh 00B9h 00BAh 00BCh 00BCh 00BCh 00BCh 00BCh 00BCh	00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h			
00ABh 00ACh 00ADh 00AEh 00AFh 00BCh 00BCh 00BSh 00BSh 00BSh 00BSh 00BSh 00BSh 00BSh 00BSh 00BCh 00BSh 00BSh 00BSh 00BSh 00BSh	00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h			
00ABh 00ACh 00ADh 00AEh 00AFh 00BCh 00BCh 00BSh 00BSh 00BSh 00BSh 00BSh 00BSh 00BSh 00BSh 00BCh 00BSh 00BSh 00BSh 00BSh 00BSh	00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h			
00ACh 00ADh 00AEh 00AFh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h 00B9h 00B8h 00B9h 00B9h 00BBh 00BBh 00BBh	00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h			
00ADh 00AEh 00AFh 00BOh 00BOh 00BOh 00BSh 00BOH 00BSh 00BOH 00BSh 00BOB	00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h			
00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B6h	00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh			
00AFh 00B0h 00B1h 00B2h 00B2h 00B3h 00B4h 00B5h 00B6h 00B6h 00B7h 00B8h 00B9h 00B9h 00BAh 00B9h 00BAh 00BBh 00BBh 00BCh 00BDh 00BCh 00BFh to	00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh			
00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B6h 00B6h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh 00BBh 00BBh 00BCh	00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh			
00B1h 00B2h 00B3h 00B4h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00B9h 00BAh 00BBh 00BCh 00BCh 00BDh 00BEh	00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh			
00B2h 00B3h 00B4h 00B5h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BAh 00BAh 00BAh 00BAh 00BBh 00BCh	00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh			
00B3h	00A1h 00A2h 00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00AEh			
00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00B8h 00BBh 00BBh 00BBh 00BCh 00BDh 00BEh 00BFh to	00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00AFh			
00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00B8h 00BBh 00BBh 00BBh 00BCh 00BDh 00BEh 00BFh to	00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00AFh			
00B5h	00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh			
00B6h	00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00ACh 00ADh 00ACh 00ADh 00ACh 00B3h			
00B7h 00B8h 00B9h 00BAh 00BBh 00BCh 00BDh 00BEh 00BFh to	00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ADh 00AFh 00B6h 00B1h 00B2h 00B2h			
00B8h	00A1h 00A2h 00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h 00ACh 00ACh 00AFh 00AFh 00B1h 00B1h 00B3h			
00B9h	00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00AEh 00B1h 00B1h 00B3h 00B3h			
00BAh	00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00ACh 00ACh 00ACh 00ADh 00AFh 00B1h 00B2h 00B3h 00B3h			
00BBh	00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00AAh 00ABh 00ACh 00ADh 00B2h 00B2h 00B3h 00B3h 00B3h			
00BBh	00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00AAh 00ABh 00ACh 00ADh 00B2h 00B2h 00B3h 00B3h 00B3h			
00BCh 00BDh 00BEh 00BFh to	00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00ACh 00ADh 00AFh 00B0h 00B1h 00B3h 00B3h 00B3h 00B3h			
00BDh	00A1h 00A2h 00A3h 00A4h 00A4h 00A5h 00A6h 00A7h 00A8h 00AAh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B3h 00B3h 00B3h			
00BEh	00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00ABh 00ACh 00ACh 00ACh 00ACh 00B0h 00B1h 00B2h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h			
00BFh to	00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ABh 00ACh 00B1h 00B2h 00B3h 00B6h 00B7h 00B8h 00B8h 00B9h 00BAh			
to	00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AEh 00B2h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h 00B9h 00BAh 00B9h			
	00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AEh 00B0h 00B1h 00B2h 00B3h 00B3h 00B6h 00B7h 00B9h			
UZBFN	00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00BCh 00BSh 00BSh 00BSh 00BSh 00BCh 00BCh 00BCh 00BCh			
	00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ABh 00ACh 00B0h 00B2h 00B3h 00B6h 00B7h 00B8h 00B6h 00B7h 00B8h 00B9h 00B6h 00B7h 00B8h 00B9h 00B6h 00B7h 00B8h 00B9h 00B6h 00B7h 00B8h			

Blank spaces are reserved. No access is allowed.

Addross	Pogiator	Cumbal	Dogo
Address 02C0h	Register	Symbol	Page
02C1h	X0 Register, Y0 Register	X0R, Y0R	
02C2h	X1 Register, Y1 Register	X1R, Y1R	
02C3h	A register, 11 register	AIK, IIK	
02C4h	X2 Register, Y2 Register	X2R, Y2R	
02C5h 02C6h			
02C7h	X3 Register, Y3 Register	X3R, Y3R	
02C8h	V4 Desister V4 Desister	VAD VAD	
02C9h	X4 Register, Y4 Register	X4R, Y4R	
02CAh	X5 Register, Y5 Register	X5R, Y5R	
02CBh		, -	
02CCh 02CDh	X6 Register, Y6 Register	X6R, Y6R	
02CEh			
02CFh	X7 Register, Y7 Register	X7R, Y7R	276
02D0h	X8 Register, Y8 Register	X8R, Y8R	276
02D1h	7.6 r. ogioto.	71011, 1011	
02D2h	X9 Register, Y9 Register	X9R, Y9R	
02D3h 02D4h		X10R,	
02D4h	X10 Register, Y10 Register	Y10R,	
02D6h	V44 Desistes V44 Desistes	X11R,	
02D7h	X11 Register, Y11 Register	Y11R	
02D8h	X12 Register, Y12 Register	X12R,	
02D9h	-5,	Y12R	
02DAh 02DBh	X13 Register, Y13 Register	X13R, Y13R	
02DCh		X14R,	
02DDh	X14 Register, Y14 Register	Y14R,	
02DEh	X15 Register, Y15 Register	X15R,	
02DFh		Y15R	
02E0h	X/Y Control Register	XYC	276
02E1h 02E2h			
02E3h			
02E4h	UART1 Special Mode Register 4	U1SMR4	202
02E5h	UART1 Special Mode Register 3	U1SMR3	201
02E6h	UART1 Special Mode Register 2	U1SMR2	200
02E7h	UART1 Special Mode Register	U1SMR	199
02E8h	UART1 Transmit/Receive Mode Register	U1MR	198
	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register	U1MR U1BRG	198 204
02E8h 02E9h	UART1 Transmit/Receive Mode Register	U1MR	198
02E8h 02E9h 02EAh 02EBh 02ECh	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0	U1MR U1BRG U1TB U1C0	198 204 206 203
02E8h 02E9h 02EAh 02EBh 02ECh 02EDh	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register	U1MR U1BRG U1TB	198 204 206
02E8h 02E9h 02EAh 02EBh 02ECh 02EDh 02EEh	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0	U1MR U1BRG U1TB U1C0	198 204 206 203
02E8h 02E9h 02EAh 02EBh 02ECh 02EDh 02EEh 02EFh	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1MR U1BRG U1TB U1C0 U1C1	198 204 206 203 204
02E8h 02E9h 02EAh 02EBh 02ECh 02EDh 02EEh	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1MR U1BRG U1TB U1C0 U1C1	198 204 206 203 204
02E8h 02E9h 02EAh 02EBh 02ECh 02EDh 02EEh 02EFh 02FOh	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1MR U1BRG U1TB U1C0 U1C1	198 204 206 203 204
02E8h 02E9h 02EAh 02EBh 02ECh 02EDh 02EEh 02EFh 02F7h 02F7h 02F3h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register	U1MR U1BRG U1TB U1C0 U1C1 U1RB	198 204 206 203 204 206
02E8h 02E9h 02EAh 02EBh 02ECh 02EDh 02EEh 02FFh 02F7h 02F1h 02F2h 02F3h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register	U1MR U1BRG U1TB U1C0 U1C1 U1RB	198 204 206 203 204 206
02E8h 02E9h 02EAh 02EBh 02ECh 02EDh 02EEh 02EFh 02FOh 02F1h 02F1h 02F3h 02F3h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3	198 204 206 203 204 206 206
02E8h 02E9h 02EAh 02EBh 02ECh 02EDh 02EEh 02FFh 02F7h 02F1h 02F2h 02F3h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register	U1MR U1BRG U1TB U1C0 U1C1 U1RB	198 204 206 203 204 206
02E8h 02E9h 02EAh 02EBh 02ECh 02ECh 02ETh 02F1h 02F7h 02F3h 02F3h 02F3h 02F4h 02F5h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR4 U4SMR3 U4SMR2	198 204 206 203 204 206 206 202 201 200
02E8h 02E9h 02E9h 02EBh 02ECh 02EDh 02ECh 02EFh 02F1h 02F2h 02F3h 02F3h 02F3h 02F3h 02F6h 02F6h 02F5h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR	198 204 206 203 204 206 206 202 201 200 199
02E8h 02E9h 02E9h 02EBh 02ECh 02EDh 02EEh 02FFh 02F7h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register UART4 Transmit/Receive Mode Register	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR2 U4SMR2 U4SMR	198 204 206 203 204 206 206 202 201 200 199 198
02E8h 02E9h 02E9h 02ECh 02ECh 02ECh 02EEh 02F2h 02F3h 02F3h 02F3h 02F4h 02F5h 02F6h 02F7h 02F8h 02F8h 02F9h 02F9h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2 UART4 Transmit/Receive Mode Register UART4 Baud Rate Register UART4 Transmit Buffer Register	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR4 U4SMR3 U4SMR2 U4SMR U4SMR U4SMR U4SMR U4SMR U4SMR	198 204 206 203 204 206 206 202 201 200 199 198 204 206
02E8h 02E9h 02E9h 02ECh 02ECh 02ECh 02EEh 02EFh 02F3h 02F3h 02F3h 02F3h 02F6h 02F7h 02F8h 02F8h 02F9h 02F8h 02F8h 02F8h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2 UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit Buffer Register UART4 Transmit Buffer Register UART4 Transmit/Receive Control Register 0	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR U4MR U4BRG U4TB	198 204 206 203 204 206 206 202 201 200 199 198 204 206
02E8h 02E9h 02E9h 02ECh 02ECh 02ECh 02EEh 02F2h 02F3h 02F3h 02F3h 02F4h 02F5h 02F6h 02F7h 02F8h 02F8h 02F9h 02F9h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2 UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR	198 204 206 203 204 206 206 202 201 200 199 198 204 206 203 204
02E8h 02E9h 02EAh 02ECh 02EDh 02ECh 02ECh 02ECh 02F0h 02F1h 02F2h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2 UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit Buffer Register UART4 Transmit Buffer Register UART4 Transmit/Receive Control Register 0	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR U4MR U4BRG U4TB	198 204 206 203 204 206 206 202 201 200 199 198 204 206
02E8h 02E9h 02E9h 02EBh 02ECh 02ECh 02EEh 02EEh 02EFh 02F2h 02F3h 03F3h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2 UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR	198 204 206 203 204 206 206 202 201 200 199 198 204 206 203 204
02E8h 02E9h 02E9h 02EAh 02EBh 02ECh 02EDh 02EFh 02F6h 02F7h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F8h 02F9h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2 UART4 Special Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR	198 204 206 203 204 206 206 202 201 200 199 198 204 206 203 204 206
02E8h 02E9h 02E9h 02ECh 02EDh 02ECh 02EDh 02EFh 02FCh 02FFh 02F7h 02F3h 02F8h 02F9h 02F8h 02F9h 02F8h 02F9h 02F8h 03F8h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2 UART4 Special Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR	198 204 206 203 204 206 206 202 201 200 199 198 204 206 203 204 206
02E8h 02E9h 02E9h 02ECh 02EDh 02ECh 02EDh 02EEH 02FCh 02FOH 02FOH 02FSh 03FSh	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2 UART4 Special Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Control Register UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR U4MR U4BRG U4BRG U4TB U4C0 U4C1 U4RB TBSR	198 204 206 203 204 206 202 201 200 199 198 204 206 203 204 206 171
02E8h 02E9h 02E9h 02ECh 02EDh 02ECh 02EDh 02EFh 02FCh 02FFh 02F7h 02F3h 02F8h 02F9h 02F8h 02F9h 02F8h 02F9h 02F8h 03F8h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2 UART4 Special Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR U4SMR U4BRG U4TB U4C0 U4C1 U4RB TBSR	198 204 206 203 204 206 206 202 201 200 199 198 204 206 203 204 206
02E8h 02E9h 02E9h 02ECh 02EDh 02EEh 02EEh 02EFh 02EFh 02F2h 02F3h 03F3h 03F3h 0304h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 1 UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register TIMET B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR U4MR U4SMR U4SMR U4SMR TBSR TA11 TA21	198 204 206 203 204 206 202 201 200 199 198 204 206 203 204 206 171
02E8h 02E9h 02E9h 02ECh 02EDh 02ECh 02EDh 02EEh 02FCh 02FOh 02FTh 02F3h 02F6h 02F7h 02F8h 02F8h 02F8h 02F8h 02F8h 02F8h 03F8h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2 UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A21 Register Timer A21 Register	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR U4MR U4MR U4MR U4MR U4MR U4HB TBSR TA11 TA21	198 204 206 203 204 206 206 202 201 200 199 198 204 206 203 204 206 171
02E8h 02E9h 02E9h 02ECh 02EDh 02ECh 02EEh 02EFh 02FCh 02FOH 02FTh 02F3h 03F3h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 1 UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register TIMER B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A21 Register Timer-Phase PWM Control Register 0	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR U4SMR U4FB U4C0 U4C1 U4RB TBSR TA11 TA21 INVC0	198 204 206 203 204 206 206 202 201 200 199 198 204 206 203 204 206 171
02E8h 02E9h 02E9h 02ECh 02EDh 02ECh 02EEh 02EFh 02FCh 02FOH 02F1h 02F3h 03F3h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2 UART4 Special Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Control Register UART4 Transmit/Receive Control Register 1 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 0	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR U4MR U4BRG U4TB U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1	198 204 206 203 204 206 206 202 201 200 199 198 204 206 203 204 206 171
02E8h 02E9h 02E9h 02ECh 02EBh 02ECh 02EDh 02ECh 02EFh 02FOh 03OOH 03OOH 03OOH 03OOH 03OOH	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2 UART4 Special Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 0 Three-Phase Dutput Buffer Register 1 Three-Phase Output Buffer Register 0	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR U4MR U4BRG U4TB U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 IINVC0 INVC1 IDB0	198 204 206 203 204 206 202 201 200 209 199 198 204 206 203 204 206 171 187
02E8h 02E9h 02E9h 02ECh 02EDh 02ECh 02EDh 02EEH 02FCh 02FOh 02FTh 02F3h 02F6h 02F7h 02F8h 02F8h 02F8h 02F8h 02F8h 02F8h 03F8h 03OSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2 UART4 Special Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Control Register UART4 Transmit/Receive Control Register 1 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 0	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR U4MR U4BRG U4TB U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1	198 204 206 203 204 206 202 201 200 199 198 204 206 203 204 206 171 187
02E8h 02E9h 02E9h 02ECh 02EDh 02ECh 02EDh 02EFh 02FCh 02FTh 02FTh 02F3h 03F3h 03C3h 03O3h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2 UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase Output Buffer Register 1	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR U4MR U4BRG U4HB U4HB U4HB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT	198 204 206 203 204 206 202 201 200 199 198 204 206 203 204 206 171 187 187 187 186
02E8h 02E9h 02E9h 02ECh 02EDh 02ECh 02EDh 02ECh 02EFh 02F0h 02F1h 02F2h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F3h 02F8h 02F7h 02F8h 02F9h 02F8h 02F9h 02F8h 03F9h 03OH 03OH 03OH 03OH 03OH 03OH	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 1 UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Control Register UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register TIMER B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Timer-Phase PWM Control Register 0 Three-Phase PWM Control Register 1 Three-Phase Output Buffer Register 1 Three-Phase Output Buffer Register 1 Dead Time Timer	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR U4MR U4BRG U4TB U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1	198 204 206 203 204 206 202 201 200 199 198 204 206 203 204 206 171 187
02E8h 02E9h 02E9h 02ECh 02EDh 02ECh 02EDh 02EFh 02FCh 02FTh 02FTh 02F3h 03F3h 03C3h 03O3h	UART1 Transmit/Receive Mode Register UART1 Baud Rate Register UART1 Transmit Buffer Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register 2 UART4 Special Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Mode Register UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register TUART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A21 Register Timer A41 Register Three-Phase Output Buffer Register 0 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set	U1MR U1BRG U1TB U1C0 U1C1 U1RB U4SMR4 U4SMR3 U4SMR2 U4SMR U4MR U4BRG U4HB U4HB U4HB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT	198 204 206 203 204 206 202 201 200 199 198 204 206 203 204 206 171 187 187 187 186

0.360h	Address	Register	Symbol	Page
0.931h		- 🗸	,	
0.935h				
0364h UARTO Special Mode Register 3 UOSMR3 202 0365h UARTO Special Mode Register 3 UOSMR3 201 0367h UARTO Special Mode Register 2 UOSMR2 200 0367h UARTO Special Mode Register 3 UOSMR2 200 0367h UARTO Special Mode Register 4 UOSMR 199 200 0368h UARTO Transmit Represeive Mode Register 5 UOSMR 198 204 0368h UARTO Transmit Buffer Register 6 UORC 203 204 0366h UARTO Transmit Buffer Register 7 UOC 203 203 0360h UARTO Transmit/Receive Control Register 1 UOC 203 203 0360h UARTO Transmit/Receive Control Register 1 UOC 203 204 0367h UARTO Receive Buffer Register 6 UOR 203 204 0370h 037th 6 UARTO Receive Buffer Register 6 UOR 203 0375h 0375h 1 UARTO Request Source Select Register 7 DMSL 1 0376h 0375h 1 DMA 1 Request Source Select Register 8 DMSL 1 0376h 1 DMA 2 Request Source Select Register 9 DMSL 1 0376h 1 DMA 2 Request Source Select Register 9 DMSL 2 0376h 2 CRC Data Register 1 <td>0362h</td> <td></td> <td></td> <td></td>	0362h			
03656h UARTO Special Mode Register 2 UOSMR2 201 0365h UARTO Special Mode Register 2 UOSMR 2 200 0367h UARTO Special Mode Register 3 UOSMR 199 199 0368h UARTO Transmit/Receive Mode Register 3 UOSMR 199 204 0368h UARTO Baud Rate Register 3 UOSMR 204 204 0368h UARTO Transmit Buffer Register 3 UOCD 203 203 0360h UARTO Transmit/Receive Control Register 1 UOCD 203 204 0360h UARTO Transmit/Receive Control Register 1 UOCD 203 204 0376h UARTO Transmit/Receive Control Register 1 UOCD 203 203 0377h UARTO Receive Buffer Register 2 UORB 206 206 0377h UARTO Transmit/Receive Control Register 3 UORB 206 206 0378h UARTO Transmit/Receive Control Register 3 UORB 206 206 0379h UARTO Register Sucres Select Register 3 DM0SL 207 207 0379h DMAI Request Source Select Register 3 DM0SL 207 207 0379h DMAI	0363h			
0366h	0364h	UART0 Special Mode Register 4	U0SMR4	202
0367h UART0 Special Mode Register UOMR 198 0368h UART0 Transmit/Receive Mode Register UOMR 198 0368h UART0 Baud Rate Register UOBR 204 0368h UART0 Transmit/Receive Control Register UOTB 206 0360h UART0 Transmit/Receive Control Register 0 UOC0 203 0360h UART0 Transmit/Receive Control Register 0 UOC0 203 0366h UART0 Receive Buffer Register UOC0 203 0376h UART0 Receive Buffer Register UORB 206 0371h UORB 206 0371h UORB 206 0371h UORB 206 0374h UORB 206 0375h UORB 206 0377h DMA1 Request Source Select Register DMOSL 0377h DMA2 Request Source Select Register DMSL 0378h DMA2 Request Source Select Register DMSL 0377h CRC Data Register CRCD 274 037bh ADO Register	0365h			201
0.368h				
0389h UART0 Baud Rate Register UORG 204 036Bh UART0 Transmit Buffer Register UOTB 206 036Ch UART0 Transmit/Receive Control Register 0 UOC0 203 036Ch UART0 Transmit/Receive Control Register 1 UOC1 204 036Eh UART0 Receive Buffer Register UORB 206 037Fh UART0 Receive Buffer Register UORB 206 0377h UART0 Receive Buffer Register UORB 206 0371h UART0 Receive Buffer Register UORB 206 0371h UART0 Receive Buffer Register UORB 206 0373h UART0 Receive Buffer Register UORB 206 0374h UART0 Receive Buffer Register DMOSL 20374h 0375h UART0 Register Suurce Select Register DMOSL 20374h 0376h UART0 Register Suurce Select Register DMZSL 122 0376h UART0 Register Suurce Select Register DMZSL 122 0376h UART0 Register O AD00 274 0376h UART0 Register O AD00 274 0376h UART0 Register O AD00 288 0382h AD0 Registe	0367h	UART0 Special Mode Register	U0SMR	199
036Ah UARTO Transmit Buffer Register UOTB 206 036Ch UARTO Transmit/Receive Control Register 0 UOC0 203 036Ch UARTO Transmit/Receive Control Register 1 UOC1 204 036Ch UARTO Receive Buffer Register UORB 206 037Ch UORB 206 037Th UORB 206 037Th UORB 206 0372h UORB 206 0373Th UORB 206 0374h UORB 207 0376h UORB 207 0376h UORB 207 0378h DMA0 Request Source Select Register DMOSL 0378h DMA1 Request Source Select Register DMSL 0379h DMA2 Request Source Select Register DMSL 0379h DMA3 Request Source Select Register DMSL 0370h CRC Data Register CRCD 274 037bh CRC Data Register CRCIN 274 037bh AD0 Register A AD00 AD	0368h	UART0 Transmit/Receive Mode Register	U0MR	198
0.36Eh	0369h	UART0 Baud Rate Register	U0BRG	204
0.366Ch	036Ah	LIAPTO Transmit Buffor Pogistor	LIOTE	206
USC1	036Bh	OARTO Transmit Builer Register	001B	200
0.36Eh 0.36Eh 0.36Eh 0.36Eh 0.36Eh 0.370h 0.371h 0.371h 0.373h 0.375h 0.376h 0.375h 0.376h 0.373h 0	036Ch	UART0 Transmit/Receive Control Register 0	U0C0	203
OSBFT OSBF	036Dh	UART0 Transmit/Receive Control Register 1	U0C1	204
0.000711	036Eh	LIARTO Receive Buffer Register	LIORR	206
0371h		CARTO Receive Buildi Register	OUND	200
0372h				
0.373h 0.374h 0.375h 0.376h 0.376h 0.376h 0.376h 0.377h 0.378h 0.388h 0				
0374h				
0375h				
0376h 0377h 0378h DMA0 Request Source Select Register DMOSL 0379h DMA1 Request Source Select Register DMISL 0379h DMA2 Request Source Select Register DMISL 0376h DMA3 Request Source Select Register DMISSL 0376h DMA3 Register 0 AD00 AD000 AD000 AD000 AD000 AD000 AD0000 AD0000 AD0000 AD0000 AD00000 AD00000 AD000000 AD0000000000				
0377h DMA0 Request Source Select Register DMOSL				
0378h DMA0 Request Source Select Register DMOSL 0379h DMA1 Request Source Select Register DM1SL 037Ah DMA2 Request Source Select Register DM2SL 037Bh DMA3 Request Source Select Register DM3SL 037Ch CRC Data Register CRCD 274 037Eh CRC Input Register CRCIN 274 037Fh 0380h A/D0 Register 0 AD00 0381h A/D0 Register 1 AD01 AD01 0383h A/D0 Register 2 AD02 AD03 0385h A/D0 Register 3 AD03 AD03 0385h A/D0 Register 4 AD04 AD05 0385h A/D0 Register 5 AD05 AD05 0385h A/D0 Register 6 AD06 AD07 0385h A/D0 Register 7 AD07 AD07 0385h A/D0 Register 6 AD06 AD07 0385h A/D0 Control Register 3 AD0CON2 256 0395h A/D0 Control Register 3 AD0CON2 256				
0379h DMA1 Request Source Select Register DMSL				
122 123 124 125		,		
037Ah DMA2 Request Source Select Register DM2SL 037Ch 037Dh CRC Data Register DM3SL 037Ch 037Dh CRC Data Register CRCIN 274 037Eh 038Dh CRC Input Register CRCIN 274 038Dh AD00 Register 0 AD00 AD00 0384h A/D0 Register 2 AD02 AD02 0385h A/D0 Register 3 AD03 AD03 0386h A/D0 Register 4 AD04 AD05 038Ch A/D0 Register 5 AD05 AD05 038Eh A/D0 Register 6 AD06 AD07 0391h A/D0 Register 7 AD07 AD07 0391h A/D0 Register 7 AD07 AD07 0391h A/D0 Control Register 4 AD0CON2 256 0393h A/D0 Control Register 2 AD0CON2 256 0393h A/D0 Control Register 3 AD0CON2 256 0393h A/D0 Control Register 0 AD0CON1 255 0396h A/				122
037Ch 037Dh 037Ch 037Dh 037Eh 037Eh 038Dh 038D		,		
037Dh CRC Data Register CRCD 274 037Eh CRC Input Register CRCIN 274 037Fh CRC Input Register CRCIN 274 037Fh AD00 AD00 AD00 0381h A/D0 Register 1 AD01 AD01 0384h A/D0 Register 2 AD02 AD03 0385h A/D0 Register 3 AD03 258 0386h A/D0 Register 4 AD04 AD04 0386h A/D0 Register 5 AD05 AD05 0386h A/D0 Register 6 AD06 AD06 0387h A/D0 Register 7 AD07 AD07 0387h A/D0 Register 7 AD07 258 0391h A/D0 Control Register 4 AD0CON4 258 0393h A/D0 Control Register 2 AD0CON2 256 0394h A/D0 Control Register 3 AD0CON3 257 0395h A/D0 Control Register 0 AD0CON1 253 0398h D/A Register 1 DA1 273		DMA3 Request Source Select Register	DM3SL	
037Eh CRC Input Register CRCIN 274 037Fh 0380h AD00 AD00 0381h A/D0 Register 0 AD00 0382h A/D0 Register 1 AD01 0384h A/D0 Register 2 AD02 0386h A/D0 Register 3 AD03 0387h A/D0 Register 4 AD04 038Ah A/D0 Register 5 AD05 038Dh A/D0 Register 6 AD06 038Eh A/D0 Register 7 AD07 039Dh A/D0 Register 7 AD07 0391h A/D0 Control Register 4 AD0CON4 258 0393h A/D0 Control Register 2 AD0CON2 256 0393h A/D0 Control Register 3 AD0CON3 257 0395h A/D0 Control Register 0 AD0CON0 254 0395h A/D0 Control Register 0 AD0CON1 255 0398h D/A Register 0 DA0 273 0399h D/A Register 1 DA1 273 039Bh D/A Control Registe		CRC Data Register	CRCD	274
037Fh 0380h A/D0 Register 0 AD00 0381h 0382h A/D0 Register 1 AD01 0384h A/D0 Register 2 AD02 0385h 0386h A/D0 Register 3 AD03 0387h A/D0 Register 4 AD04 0388h A/D0 Register 5 AD05 0380h A/D0 Register 6 AD06 0380h A/D0 Register 7 AD07 0380h A/D0 Register 7 AD07 0390h A/D0 Register 7 AD07 0391h A/D0 Control Register 4 AD0CON4 258 0393h A/D0 Control Register 2 AD0CON2 256 0394h A/D0 Control Register 3 AD0CON3 257 0395h A/D0 Control Register 0 AD0CON0 254 0395h A/D0 Control Register 0 AD0CON1 255 0396h A/D0 Control Register 0 AD0CON1 255 0398h D/A Register 1 DA1 273 0399h D/A Control Register 0 DA0 273				
0380h 0381h 0382h 0383h A/D0 Register 0 AD00 0382h 0383h 0385h 0386h 0387h 0388h 0389h 0388h 0388h 0388h 0388h 0388h 0388h 0386h 0386h 0386h 0386h 0386h 0386h 0386h 0386h A/D0 Register 3 AD05 AD05 0380h 0381h 0386h 0386h 0386h 0386h 0390h 0391h 0392h 0393h 0394h 0394h 0396h		CKC Input Register	CRCIN	274
ADD ADD Register 0 ADD				
0.381h		A/D0 Register 0	AD00	
0.383h				
0383h 0385h 0386h 0387h 0389h 0389		A/D0 Register 1	AD01	
0385h A/D0 Register 2 AD02 0386h A/D0 Register 3 AD03 0387h A/D0 Register 4 AD04 0389h A/D0 Register 5 AD05 038Bh A/D0 Register 6 AD06 038Eh A/D0 Register 7 AD07 038Fh A/D0 Register 7 AD07 0390h D D 0391h A/D0 Control Register 4 AD0CON4 258 0393h A/D0 Control Register 2 AD0CON2 256 0394h A/D0 Control Register 3 AD0CON3 257 0395h A/D0 Control Register 0 AD0CON0 254 0397h A/D0 Control Register 0 AD0CON1 255 0398h D/A Register 0 DA0 273 0399h D/A Register 1 DA1 273 0399h D/A Control Register DACON 273 039Bh D/A Control Register DACON 273 039Bh D/A Control Register 0 DACON 273 039Bh				
0.385h 0.387h 0.388h 0.389h 0.380h 0.390h 0.391h 0.391h 0.391h 0.392h 0.392h 0.395h 0.390h 0.393h 0.394h 0.396h 0		A/D0 Register 2	AD02	
ADD Register 3 ADD				
0389h 0388h 0389h 0388h 0388		A/D0 Register 3	AD03	
0388h 0389h 038Ah 038Bh 038Ch 038Dh 038Ch 038Eh 038Ch 038Eh 039Ch 039Eh 0399h 0391h 0392h 0393h 0394h 0394h 0396h 0397h 03988h 039888h 0398888h 039888h 0398888 0398888 0398888 0398888 0398888 0398888 0398888888888				258
0389h 038Ah 038Ch 038Ch 038Ch 038Fh 039Fh A/D0 Register 5 AD06 038Eh 038Fh 0390h 0391h A/D0 Register 7 AD07 0390h 0391h 0392h A/D0 Control Register 4 AD0CON4 258 0393h 0393h A/D0 Control Register 2 AD0CON2 256 0394h 0397h A/D0 Control Register 3 AD0CON3 257 0396h 0397h A/D0 Control Register 0 AD0CON1 255 0398h 0398h D/A Register 1 AD0CON1 255 0398h 0399h D/A Register 1 DA1 273 0399h 039Ch 039Ch 039Fh D/A Control Register DACON 273 039Ph 039Ch 039Fh D/A Control Register DACON 273 039Fh 03AAh 03A3h 03A3h D/A Control Register DACON 273 039Fh 03AAh 03AAh OACON 273 OACON 273 03ABh 03AAh OACON 273 OACON 273 03ABh 03ACh 03ACh OACON 273 OACON 273 03ABh 03ACh OACON OACON OACON OACON OACON <		A/D0 Register 4	AD04	
038Bh 038Ch 038Ch 038Fh 039Ch 039Fh 0390h 0391h 0392h 0392h 0392h 0393h AD0 Register 6 AD07 AD07 03Fh 039Ch 0392h 0393h 0394h 0394h A/D0 Control Register 2 0395h A/D0 Control Register 3 0396h 0396h A/D0 Control Register 0 0397h A/D0 Control Register 1 0398h D/A Register 0 0398h 0394h 0394h 03988h 03988h 039888h 03988888 039888888888888888888888888888				
038Bh 038Ch 038Ch A/D0 Register 6 038Ch A/D0 Register 7 0390h A/D0 Register 7 0391h A/D0 Control Register 4 0392h A/D0 Control Register 2 AD0CON2 0393h A/D0 Control Register 3 AD0CON2 0395h A/D0 Control Register 0 AD0CON0 254 0397h A/D0 Control Register 1 AD0CON1 255 0398h D/A Register 0 DA0 273 0399h D/A Register 1 DA1 273 039Bh D/A Register 1 DA1 273 039Bh D/A Control Register DACON 273 039Bh D/A Control Register DACON 273 039Bh D/A Control Register DACON 273 039Ph O39Ch D/A Control Register DACON 273 039Ph O39Ch D/A Control Register DACON 273 039Ph O39Ch D/A Control Register DACON 273 039Ph O3A34h O3A34h O3A34h O3A34h 03A7h		A/D0 Register 5	AD05	
038Dh A/D0 Register 6 038Eh A/D0 Register 7 038Fh A/D0 Register 7 0390h				
O38Eh O38Fh O390h O391h O392h A/D0 Control Register 4 AD0CON4 258 O393h O393h O394h A/D0 Control Register 2 AD0CON2 256 O395h A/D0 Control Register 3 AD0CON3 257 O396h A/D0 Control Register 0 AD0CON0 254 O397h A/D0 Control Register 1 AD0CON1 255 O398h D/A Register 0 DA0 273 O399h O398h D/A Register 1 DA1 273 O399h O398h D/A Control Register 0 DA0 273 O399h O398h O39		A/D0 Register 6	AD06	
038Fh 0390h AD0 Register 7 AD07 0391h 0392h A/D0 Control Register 4 AD0CON4 258 0393h 0394h A/D0 Control Register 2 AD0CON2 256 0395h A/D0 Control Register 3 AD0CON3 257 0396h A/D0 Control Register 0 AD0CON0 254 0397h A/D0 Control Register 1 AD0CON1 255 0398h D/A Register 0 DA0 273 0399h D/A Register 1 DA1 273 0399h D/A Control Register DACON 273 0399h D/A Control Register DACON 273 0399h D/A Control Register DACON 273 039Ph DACON 273 039Ph DACON 273 039Ph DACON 273 039Fh DACON 273 039Fh DACON 273 034h DACON 273 03A0h DACON 273 03A2h DACON 273				
039Fh 0390h 0391h 0392h A/D0 Control Register 4 AD0CON4 258 0392h A/D0 Control Register 2 AD0CON2 256 0394h A/D0 Control Register 3 AD0CON3 257 0396h A/D0 Control Register 0 AD0CON0 254 0397h A/D0 Control Register 1 AD0CON1 255 0398h D/A Register 0 DA0 273 0399h DA1 273 0399h DA1 273 039Bh D/A Register 1 DA1 273 039Bh DA2 273 039Bh DA30h 273 039Ph DA4 273 039Ph DA5 273 039Ph DA6 273 039Ph DA7 273 039Ph DA7 273 039Ph DA7 273 034Ph DA7 273 03A9h DA7 273 03A9h 03A9h 03A9h		A/D0 Register 7	AD07	
0391h 0392h A/D0 Control Register 4 AD0CON4 258 0393h 0394h A/D0 Control Register 2 AD0CON2 256 0394h A/D0 Control Register 3 AD0CON3 257 0396h A/D0 Control Register 0 AD0CON0 254 0397h A/D0 Control Register 1 AD0CON1 255 0398h D/A Register 0 DA0 273 0399h D/A Register 1 DA1 273 039Bh D/A Control Register DACON 273 039Dh 039Ch D/A Control Register DACON 273 039Fh 039Fh 039Fh 039Fh 039Fh 039Fh 03A0h 034h 034h 034h 03A2h 03A3h 03A3h 03A3h 03A3h 03A3h 03A3h 03A3h 03A3h 03A3h 03A7h 03A8h 03A9h 03A8h 03A9h 03ABh 03ACh 03ACh 03ACh 03ACh 03ACh 03ACh 0				
0392h A/D0 Control Register 4 AD0CON4 258 0393h 0394h A/D0 Control Register 2 AD0CON2 256 0395h A/D0 Control Register 3 AD0CON3 257 0396h A/D0 Control Register 0 AD0CON0 254 0397h A/D0 Control Register 1 AD0CON1 255 0398h D/A Register 0 DA0 273 0399h 0 2039h DA1 273 039Bh 0 273 273 039Bh D/A Control Register DACON 273 039Dh 039Ch D/A Control Register DACON 273 039Fh 039Fh 039Fh 039Fh 039Fh 03A0h 0341h 0341h 0341h 0341h 03A2h 03A3h 03A3h 03A3h 03A3h 03A3Ah 03A6h 03A7h 03A8h 03A8h 03A9h 03AAh 03ABh 03ACh 03ACh 03ACh 03ACh 03ACh <td< td=""><td></td><td></td><td></td><td></td></td<>				
0393h A/D0 Control Register 2 AD0CON2 256 0395h A/D0 Control Register 3 AD0CON3 257 0396h A/D0 Control Register 0 AD0CON0 254 0397h A/D0 Control Register 1 AD0CON1 255 0398h D/A Register 0 DA0 273 0399h D/A Register 1 DA1 273 0398h D/A Control Register DACON 273 039Dh D/A Control Register DACON 273 039Ph D/A Control Register DACON 273 039Ph DACON 273 039Fh DACON 273 039Fh DACON 273 039Fh DACON 273 034h DACON 273 034h DACON 273 03A1h DACON 273 03A2h DACON 273 03A3h DACON 273 03A3h DACON 273 03A2h DACON <td< td=""><td></td><td>A/DO Occident Desciotant A</td><td>4 D 0 0 0 N 14</td><td>050</td></td<>		A/DO Occident Desciotant A	4 D 0 0 0 N 14	050
0394h A/D0 Control Register 2 AD0CON2 256 0395h A/D0 Control Register 3 AD0CON3 257 0396h A/D0 Control Register 0 AD0CON0 254 0397h A/D0 Control Register 1 AD0CON1 255 0398h D/A Register 0 DA0 273 0399h D/A Register 1 DA1 273 039Bh D/A Control Register DACON 273 039Ch D/A Control Register DACON 273 039Fh 039Fh 039Fh 039Fh 034h 034h 034h 034h 03A2h 03A3h 03A3h 03A3h 03A3h 03A4h 03A5h 03A6h 03A7h 03A8h 03A9h 03A9h 03A9h 03A9h 03A9h 03ABh 03ACh 03ACh 03ACh 03ACh 03ACh 03ACh 0 0 0 0 03ACh 03ACh 0 0 0 0 0		A/DU Control Register 4	ADUCON4	258
0395h A/D0 Control Register 3 AD0CON3 257 0396h A/D0 Control Register 0 AD0CON0 254 0397h A/D0 Control Register 1 AD0CON1 255 0398h D/A Register 0 DA0 273 0399h D/A Register 1 DA1 273 0398h D/A Control Register DACON 273 039Ch D/A Control Register DACON 273 039Fh 0340h 039Fh 0341h 03A2h 03A3h 03A3h 03A3h 03A3h 03A3h 03A3h 03A3h 03A7h 03A8h 03A9h 03A9h 03ABh 03ABh 03ABh 03ABh 03ABh 03ABh 03ABh 03ABh 03AEh 03AFh Function Select Register C PSC 290		A/D0 Control Bogister 2	ADOCONIO	056
0396h A/D0 Control Register 0 AD0CON0 254 0397h A/D0 Control Register 1 AD0CON1 255 0398h D/A Register 0 DA0 273 0399h DA1 273 0398h D/A Register 1 DA1 273 039Bh DA2 273 039Bh DA2 273 039Dh DA2 273 039Ph DA2 273 039Fh DA2 273 039Fh DA2 273 034h DA2 273 034h DA2 273 034h DA2 273 034h DA2 273 03A2h DA2 273 03A2h DA2 273 03A3h DA2 273 03A3h DA3A3h 273 03A3h DA3A3h 273 03A3h DA3A3h 273 03A3h DA3A3h 273 03A3h		Ÿ		
0397h A/D0 Control Register 1 AD0CON1 255 0398h D/A Register 0 DA0 273 0399h D/A Register 1 DA1 273 039Bh D/A Control Register DACON 273 039Ch D/A Control Register DACON 273 039Eh 039Fh 039Fh 039Fh 03A0h 0341h 03A2h 03A3h 03A3h 03A3h 03A3h 03A3h 03A3h 03A6h 03A7h 03A7h 03A8h 03A9h 03A9h 03AAh 03A8h 03A6h 03ACh 03ACh 03ACh 03ACh 03ACh 03ACh 03AFh Function Select Register C PSC 290				
0398h D/A Register 0 DA0 273 0399h 039Ah D/A Register 1 DA1 273 039Bh 039Ch D/A Control Register DACON 273 039Ph 039Fh 03A0h 03A1h 03A2h 03A3h 03A4h 03A6h 03A9h 03ACh 03ACh 03ACh 03ACh 03ACh		3		
0399h 039Ah DA1 273 039Bh 039Ch DACON 273 039Ch D/A Control Register DACON 273 039Dh 039Eh 038Eh 038E				
039Ah D/A Register 1 DA1 273 039Bh 039Ch D/A Control Register DACON 273 039Dh 039Eh 039Eh 039Eh 039Eh 039Fh 03A0h 03A1h 03A2h 03A2h 03A2h 03A3h 03A2h 03A3h 03A3h 03A3h 03A3h 03A3h 03A3h 03A6h 03A7h 03A7h 03A8h 03A9h 03A3h 03A8h 03A8h 03A8h 03A8h 03ABh 03ACh 03ACh 03ACh 03ACh 03ACh 03ACh 03AFh Function Select Register C PSC 290		DIA Negisiei U	מאמ	213
039Bh 039Ch D/A Control Register DACON 273 039Dh 039Eh 038Eh 038Eh 038Eh 039Eh		D/A Register 1	DA1	272
039Ch D/A Control Register DACON 273 039Dh 039Eh 039Fh 039Fh 0340h 0341h 0341h 0342h 03A3h 03A3h 03A3h 03A3h 03A5h 03A6h 03A7h 03A8h 03A8h 03A9h 03A9h 03A9h 03ACh 03ACh 03ACh 03AFh Function Select Register C PSC 290		DID Neglotel 1	ואלו	213
039Dh 039Eh 039Fh 03A0h 03A1h 03A2h 03A3h 03A4h 03A5h 03A6h 03A7h 03A8h 03A9h 03ABh 03ACh 03ADh 03AEh 03AFh Function Select Register C PSC 290		D/A Control Register	DACON	273
039Eh 039Fh 03A0h 03A1h 03A2h 03A3h 03A4h 03A6h 03A7h 03A8h 03A9h 03A9h 03A0h 03ACh 03ACh 03AFh Function Select Register C PSC 290		Dir. Control Register	DAGGIN	213
039Fh 03A0h 03A1h 03A2h 03A3h 03A4h 03A6h 03A7h 03A8h 03A9h 03ABh 03ABh 03ACh 03ACh 03AFh Function Select Register C PSC 290				
03A0h 03A1h 03A2h 03A3h 03A4h 03A5h 03A6h 03A7h 03A8h 03A9h 03AAh 03ACh 03ACh 03ACh 03AFh Function Select Register C PSC 290			 	
03A1h 03A2h 03A3h 03A4h 03A5h 03A5h 03A6h 03A7h 03A8h 03A9h 03AAh 03ACh 03ACh 03AFh Function Select Register C PSC 290				
03A2h 03A3h 03A4h 03A5h 03A5h 03A6h 03A7h 03A8h 03A9h 03ABh 03ABh 03ACh 03ADh 03AFh Function Select Register C PSC 290			1	
03A3h 03A4h 03A6h 03A6h 03A7h 03A8h 03A9h 03A8h 03ABh 03ACh 03ADh 03AFh Function Select Register C PSC 290				
03A4h 03A5h 03A6h 03A7h 03A8h 03A9h 03AAh 03ACh 03ACh 03ACh 03AFh Function Select Register C PSC 290				
03A5h 03A6h 03A7h 03A8h 03A9h 03AAh 03ACh 03ACh 03ACh 03AFh Function Select Register C PSC 290				
03A6h 03A7h 03A8h 03A9h 03AAh 03AAh 03ACh 03ACh 03ADh 03AEh 03AFh Function Select Register C PSC 290			-	
03A7h 03A8h 03A9h 03AAh 03ABh 03ABh 03ACh 03ADh 03AFh Function Select Register C PSC 290			1	
03A8h 03A9h 03AAh 03ABh 03ABh 03ACh 03ACh 03ADh 03AEh 03AFh Function Select Register C PSC 290				
03A9h 03AAh 03ABh 03ACh 03ACh 03ACh 03ADh 03AEh 03AFh Function Select Register C PSC 290			-	
03AAh 03ABh 03ACh 03ACh 03ADh 03AEh 03AFh Function Select Register C PSC 290			 	
03ABh 03ACh 03ADh 03AEh 03AFh Function Select Register C PSC 290				
03ACh 03ADh 03AEh 03AFh Function Select Register C PSC 290			 	
03ADh 03AEh 03AFh Function Select Register C PSC 290			-	
03AEh 03AFh 03AFh Function Select Register C PSC 290				
03AFh Function Select Register C PSC 290				
		Function Select Register C	PSC:	200
	JUNIT	i anotion delect register o	. 50	230

Blank spaces are reserved. No access is allowed.

Address 03B0h	Doniston	Cumah al	Dese
14.1171.111	Register Function Select Register A0	Symbol PS0	Page 286
03B0H	Function Select Register A0 Function Select Register A1	PS1	286
		PSL0	
03B2h	Function Select Register B0	PSL0 PSL1	288
03B3h	Function Select Register B1		288
03B4h	Function Select Register A2	PS2	287
03B5h	Function Select Register A3	PS3	287
03B6h	Function Select Register B2	PSL2	289
03B7h	Function Select Register B3	PSL3	289
03B8h			
03B9h			
03BAh			
03BBh			
03BCh			
03BDh			
03BEh			
03BFh			
03C0h	Port P6 Register	P6	285
03C1h	Port P7 Register	P7	285
03C2h	Port P6 Direction Register	PD6	284
03C3h	Port P7 Direction Register	PD7	284
03C4h	Port P8 Register	P8	285
03C5h	Port P9 Register	P9	285
03C6h	Port P8 Direction Register	PD8	284
03C7h	Port P9 Direction Register	PD9	284
03C/h	Port P10 Register	P10	285
03C8h	Port P11 Register	P10	
			285
03CAh	Port P10 Direction Register	PD10	284
03CBh	Port P11 Direction Register	PD11	284
03CCh	Port P12 Register	P12	285
03CDh	Port P13 Register	P13	285
03CEh	Port P12 Direction Register	PD12	284
03CFh	Port P13 Direction Register	PD13	284
03D0h	Port P14 Register	P14	285
03D1h	Port P15 Register	P15	285
03D2h	Port P14 Direction Register	PD14	284
03D3h	Port P15 Direction Register	PD15	284
03D4h			
03D5h			
03D6h			
03D7h			
03D8h			
03D9h			
03DAh	Pull-Up Control Register 2	PUR2	292
03DBh	Pull-Up Control Register 3	PUR3	293
03DCh	Pull-Up Control Register 4	PUR4	294
03DDh	Full-Op Collifor Register 4	FUK4	234
03DEh			
03DEII			
03E0h	Dort DO Docistos	P0	205
	Port P0 Register		285
03E1h	Port P1 Register	P1	285
03E2h	Port P0 Direction Register		
03E3h		PD0	284
	Port P1 Direction Register	PD1	284
03E4h	Port P2 Register	PD1 P2	284 285
03E4h 03E5h	Port P2 Register Port P3 Register	PD1 P2 P3	284 285 285
03E4h 03E5h 03E6h	Port P2 Register Port P3 Register Port P2 Direction Register	PD1 P2 P3 PD2	284 285 285 284
03E4h 03E5h 03E6h 03E7h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register	PD1 P2 P3 PD2 PD3	284 285 285 284 284
03E4h 03E5h 03E6h 03E7h 03E8h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P3 Direction Register Port P4 Register	PD1 P2 P3 PD2 PD3 P4	284 285 285 284 284 285
03E4h 03E5h 03E6h 03E7h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register	PD1 P2 P3 PD2 PD3	284 285 285 284 284
03E4h 03E5h 03E6h 03E7h 03E8h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P3 Direction Register Port P4 Register	PD1 P2 P3 PD2 PD3 P4	284 285 285 284 284 285
03E4h 03E5h 03E6h 03E7h 03E8h 03E9h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register	PD1 P2 P3 PD2 PD3 P4 P5	284 285 285 284 284 285 285 285
03E4h 03E5h 03E6h 03E7h 03E8h 03E9h 03EAh	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register	PD1 P2 P3 PD2 PD3 PD4 P5 PD4	284 285 285 284 284 285 285 285 284
03E4h 03E5h 03E6h 03E7h 03E8h 03E9h 03EAh 03EBh	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register	PD1 P2 P3 PD2 PD3 PD4 P5 PD4	284 285 285 284 284 285 285 285 284
03E4h 03E5h 03E6h 03E7h 03E8h 03E9h 03EAh 03EBh 03ECh	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register	PD1 P2 P3 PD2 PD3 PD4 P5 PD4	284 285 285 284 284 285 285 285 284
03E4h 03E5h 03E6h 03E7h 03E8h 03E9h 03EAh 03EBh 03ECh 03EDh	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register	PD1 P2 P3 PD2 PD3 PD4 P5 PD4	284 285 285 284 284 285 285 285 284
03E4h 03E5h 03E6h 03E7h 03E8h 03E9h 03EAh 03EBh 03ECh 03EDh 03EEh	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P4 Direction Register Port P4 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD2 PD3 P4 P5 PD4 PD5	284 285 285 284 284 285 285 284 284 284
03E4h 03E5h 03E6h 03E7h 03E8h 03E9h 03EAh 03EBh 03ECh 03EDh 03EEh 03EFh	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 PD4 PD5	284 285 285 284 284 285 285 285 284 284
03E4h 03E5h 03E6h 03E7h 03E8h 03E9h 03EAh 03EBh 03ECh 03EDh 03EEh 03EFh 03F7h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P4 Direction Register Port P4 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD2 PD3 P4 P5 PD4 PD5	284 285 285 284 284 285 285 284 284 284
03E4h 03E5h 03E6h 03E7h 03E8h 03E8h 03E9h 03EAh 03EBh 03ECh 03EDh 03EFh 03F1h 03F1h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 PD4 PD5	284 285 285 284 284 285 285 285 284 284
03E4h 03E5h 03E6h 03E7h 03E7h 03E8h 03E9h 03EAh 03ECh 03ECh 03ECh 03ECh 03F1h 03F1h 03F3h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 PD4 PD5	284 285 285 284 284 285 285 285 284 284
03E4h 03E5h 03E6h 03E7h 03E8h 03E8h 03E8h 03EAh 03ECh 03ECh 03ECh 03ECh 03F1h 03F1h 03F1h 03F3h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 PD4 PD5	284 285 285 284 284 285 285 285 284 284
03E4h 03E5h 03E6h 03E7h 03E7h 03E8h 03E9h 03EAh 03EBh 03ECh 03EDh 03EFh 03F1h 03F3h 03F3h 03F3h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 PD4 PD5	284 285 285 284 284 285 285 285 284 284
03E4h 03E5h 03E6h 03E6h 03E7h 03E9h 03E9h 03EBh 03EBh 03ECh 03ECh 03ECh 03ECh 03E7h 03F1h 03F4h 03F3h 03F3h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 PD4 PD5	284 285 285 284 284 285 285 285 284 284
03E4h 03E5h 03E6h 03E7h 03E7h 03E7h 03E9h 03EAh 03ECh 03ECh 03ECh 03ECh 03ECh 03F7h 03F3h 03F3h 03F3h 03F3h 03F3h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 PD4 PD5	284 285 285 284 284 285 285 285 284 284
03E4h 03E5h 03E6h 03E7h 03E7h 03E8h 03E8h 03EAh 03ECh 03ECh 03ECh 03F1h 03F1h 03F3h 03F3h 03F3h 03F3h 03F3h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 PD4 PD5	284 285 285 284 284 285 285 285 284 284
03E4h 03E5h 03E6h 03E7h 03E8h 03E8h 03E8h 03ECh 03ECh 03ECh 03ECh 03F0h 03F1h 03F3h 03F3h 03F3h 03F3h 03F3h 03F3h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 PD4 PD5	284 285 285 284 284 285 285 285 284 284
03E4h 03E5h 03E6h 03E6h 03E7h 03E8h 03E9h 03EBh 03EBh 03ECh 03EBh 03ECh 03F1h 03F3h 03F3h 03F3h 03F3h 03F3h 03F3h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 PD4 PD5	284 285 285 284 284 285 285 285 284 284
03E4h 03E5h 03E6h 03E6h 03E7h 03E3h 03E9h 03EAh 03EBh 03ECh 03ECh 03ECh 03ECh 03F4h 03F4h 03F3h 03F3h 03F3h 03F3h 03F3h 03F3h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 PD4 PD5	284 285 285 284 284 285 285 285 284 284
03E4h 03E5h 03E6h 03E6h 03E7h 03E8h 03E9h 03EBh 03EBh 03ECh 03ECh 03ECh 03F6h 03F1h 03F3h 03F3h 03F3h 03F3h 03F3h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 PD4 PD5	284 285 285 284 284 285 285 285 284 284
03E4h 03E5h 03E6h 03E6h 03E7h 03E7h 03E9h 03EAh 03EBh 03ECh 03ECh 03ECh 03ECh 03F0h 03F1h 03F3h 03F3h 03F3h 03F3h 03F3h 03F3h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 PD4 PD5	284 285 285 284 284 285 285 285 284 284
03E4h 03E5h 03E6h 03E7h 03E7h 03E7h 03E9h 03EAh 03ECh 03ECh 03ECh 03ECh 03ECh 03F6h 03F1h 03F3h 03F4h 03F3h 03F3h 03F3h 03F3h 03F3h 03F3h 03F3h 03F3h	Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register Port P5 Direction Register	PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 PD4 PD5	284 285 285 284 284 285 285 285 284 284



M32C/8A Group RENESAS MCU

1. Overview

1.1 Features

The M32C/8A Group is a single-chip control MCU, fabricated using high-performance silicon gate CMOS technology, embedding the M32C/80 Series CPU core. The M32C/8A Group is housed in 144-pin and 100-pin plastic molded LQFP packages.

With a 16-Mbyte address space, this MCU combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed.

The M32C/8A Group has a multiplier and DMAC adequate for office automation, communication devices and industrial equipment, and other high-speed processing applications.

The M32C/8A Group is ROMless device. Use the M32C/8A Group in microprocessor mode after reset.

1.1.1 Applications

Audio, cameras, office/communication/portable equipment, etc.

1.1.2 Specifications

Tables 1.11.3 to 1.4 lists the specifications of the M32C/8A Group.

Table 1.1 Specifications (144-Pin Version) (1)

Item	Function	Specification
CPU	Central processing unit	M32C/80 core (multiplier: 16 bits × 16 bits → 32 bits, multiply-addition operation instructions: 16 × 16 + 48 → 48 bits) • Basic instructions: 108 • Minimum instruction execution time: 31.3 ns (f(CPU) = 32 MHZ / VCC1 = 4.2 to 5.5 V) 41.7 ns (f(CPU) = 24 MHZ / VCC1 = 3.0 to 5.5 V) • Operating mode: microprocessor mode
Memory	ROM, RAM	See Table 1.5 Product List.
Power Supp	ply Voltage Detection	Vdet3 detection function, Vdet4 detection function, cold start/warm start determination function
External Bus Expansion	Bus / memory expansion function	 Address space: 16 Mbyte External bus interface: 1 to 7 wait states can be inserted, 4 chip select outputs, 3 V and 5 V interfaces Bus format: Switchable between separate and multiplexed bus formats, switchable data bus width (8-bit or 16-bit)
Clock	Clock generation circuits	 4 circuits: Main clock, sub clock, on-chip oscillator, PLL frequency synthesizer Oscillation stop detection: Main clock oscillation stop detection function Frequency divider circuit: Dividing ratio selectable among 1, 2, 3, 4, 6, 8, 10, 12, 14, 16 Low power consumption features: Wait mode, stop mode
Interrupts		Interrupt vectors: 70 External interrupt inputs: NMI × 1 INT × 3 (16-bit external bus width) INT × 6 (8- bit external bus width) Key input × 4 Interrupt priority levels: 7
Watchdog 7	Timer	15-bit × 1 (with prescaler)
DMA	DMAC	 4 channels, cycle steal method Trigger sources: 31 Transfer modes: 2 (single transfer and repeat transfer)
	DMAC II	 Can be activated by all peripheral function interrupt sources Transfer modes: 2 (single transfer and burst transfer) Immediate transfer, calculation transfer, and chain transfer functions
Timer	Timer A	16-bit timer x 5 Timer mode, event counter mode, one-shot timer mode, pulse width modulation (PWM) mode) Event counter 2-phase pulse signal processing (2-phase encoder input) x 3
	Timer B	16-bit timer × 6 Timer mode, event counter mode, pulse period measurement mode, pulse width measurement mode
	Timer function for 3-phase motor control	3-phase inverter control × 1 (using timer A1, timer A2, timer A4, and timer B2) On-chip dead time timer

Table 1.2 Specifications (144-Pin Version) (2)

Item	Function	Specification		
Serial	UART0 to UART4	Clock synchronous / asynchronous x 5		
Interface		I ² C bus (optional) ⁽²⁾ , special mode 2, GCI mode, SIM mode		
		IEBus (optional) ⁽¹⁾⁽²⁾		
A/D Convert	ter	10-bit resolution x 18 channels, includes sample and hold		
		function		
D/A Convert	ter	8-bit resolution × 2 channels		
CRC Calcula	ation Circuit	CRC-CCITT (X ¹⁶ + X ¹² + X ⁵ + 1) compliant		
X/Y Convert	er	16 bits x 16 bits		
I/O Ports	Programmable I/O ports	• Input only: 1		
		• CMOS I/O:		
		81 (8-bit external bus width)		
		73 (16-bit external bus width)		
		with selectable pull-up resistor		
		N channel open drain ports: 2		
Operating F	requency /	32 MHz: VCC1 = 4.2 to 5.5 V, VCC2 = 3.0 to VCC1		
Supply Volta	age	24 MHz: VCC1 = 3.0 to 5.5 V, VCC2 = 3.0 to VCC1		
Current Con	sumption	28 mA (32 MHz / VCC1 = VCC2 = 5 V)		
		22 mA (24 MHz / VCC1 = VCC2 = 3.3 V)		
		45 μA (approx. 1 MHz / VCC1 = VCC2 = 3.3 V,		
		on-chip oscillator low-power consumption mode → wait mode)		
		$0.8 \mu A (VCC1 = VCC2 = 3.3 V, stop mode)$		
Operating A	mbient Temperature (°C)	-20 to 85°C, -40 to 85°C (optional) ⁽²⁾		
Package		144-pin LQFP (PLQP0144KA-A)		

NOTES:

- 1. IEBus is a registered trademark of NEC Electronics Corporation.
- 2. Please contact a Renesas sales office to use the optional feature.

Table 1.3 Specifications (100-Pin Version) (1)

Item	Function	Specification
CPU	Central processing unit	M32C/80 core (multiplier: 16 bits × 16 bits → 32 bits, multiply-addition operation instructions: 16 × 16 + 48 → 48 bits) • Basic instructions: 108 • Minimum instruction execution time: 31.3 ns (f(CPU) = 32 MHZ / VCC1 = 4.2 to 5.5 V) 41.7 ns (f(CPU) = 24 MHZ / VCC1 = 3.0 to 5.5 V) • Operating mode: microprocessor mode
Memory	ROM, RAM	See Table 1.5 Product List.
Power Supp	oly Voltage Detection	Vdet3 detection function, Vdet4 detection function, cold start/warm start determination function
External Bus Expansion	Bus / memory expansion function	 Address space: 16 Mbyte External bus interface: 1 to 7 wait states can be inserted, 4 chip select outputs, 3 V and 5 V interfaces Bus format: Switchable between separate bus and multiplexed bus formats, switchable data bus width (8-bit or 16-bit)
Clock	Clock generation circuits	 4 circuits: Main clock, sub clock, on-chip oscillator, PLL frequency synthesizer Oscillation stop detection: Main clock oscillation stop detection function Frequency divider circuit: Dividing ratio selectable among 1, 2, 3, 4, 6, 8, 10, 12, 14, 16 Low power consumption features: Wait mode, stop mode
Interrupts		Interrupt vectors: 70 External interrupt inputs: NMI × 1 INT × 3 (16-bit external bus width) INT × 6 (8- bit external bus width) Key input × 4 Interrupt priority levels: 7
Watchdog 7	Timer	15-bit x 1 (with prescaler)
DMA	DMAC	 4 channels, cycle steal method Trigger sources: 31 Transfer modes: 2 (single transfer and repeat transfer)
	DMACII	 Can be activated by all peripheral function interrupt sources Transfer modes: 2 (single transfer and burst transfer) Immediate transfer, calculation transfer, and chain transfer functions
Timer	Timer A	16-bit timer x 5 Timer mode, event counter mode, one-shot timer mode, pulse width modulation (PWM) mode Event counter 2-phase pulse signal processing (2-phase encoder input) x 3
	Timer B	16-bit timer x 6 Timer mode, event counter mode, pulse period measurement mode, pulse width measurement mode
	Timer function for 3-phase motor control	3-phase inverter control x 1 (using timer A1, timer A2, timer A4, and timer B2) On-chip dead time timer

Table 1.4 Specifications (100-Pin Version) (2)

Item	Function	Specification			
Serial Interface	UART0 to UART4	Clock synchronous / asynchronous x 5 I ² C bus (optional) ⁽²⁾ , special mode 2, GCI mode, SIM mode IEBus (optional) ⁽¹⁾⁽²⁾ 10-bit resolution x 10 channels, includes sample and hold			
A/D Convert	ter	10-bit resolution x 10 channels, includes sample and hold function			
D/A Convert	ter	8-bit resolution × 2 channels			
CRC Calcula	ation Circuit	CRC-CCITT (X ¹⁶ + X ¹² + X ⁵ + 1) compliant			
X/Y Convert	er	16 bits x 16 bits			
I/O Ports	Programmable I/O ports	 Input only: 1 CMOS I/O: 45 (8-bit external bus width) 37 (16-bit external bus width) with selectable pull-up resistor N channel open drain ports: 2 			
Operating F Supply Volta	•	32 MHz: VCC1 = 4.2 to 5.5 V, VCC2 = 3.0 to VCC1 24 MHz: VCC1 = 3.0 to 5.5 V, VCC2 = 3.0 to VCC1			
Current Consumption		28 mA (32 MHz / VCC1 = VCC2 = 5 V) 22 mA (24 MHz / VCC1 = VCC2 = 3.3 V) 45 μA (approx. 1 MHz / VCC1 = VCC2 = 3.3 V, on-chip oscillator low-power consumption mode → wait mode) 0.8 μA (VCC1 = VCC2 = 3.3 V, stop mode)			
Operating A	mbient Temperature (°C)	-20 to 85°C, -40 to 85°C (optional) ⁽²⁾			
Package		100-pin LQFP (PLQP0100KB-A)			

NOTES:

- 1. IEBus is a registered trademark of NEC Electronics Corporation.
- 2. Please contact a Renesas sales office for optional features.

1.2 Product List

Table 1.5 lists product information. Figure 1.1 shows product numbering system.

Table 1.5 Product List (M32C/8A)

Current as of July. 2007

Type No.	Package	ROM Capacity	RAM Capacity	Remarks
M308A0SGP	PLQP0100KB-A (100P6Q-A)		12KB	ROMless
M308A3SGP (P)	PLQP0100KB-A (100P6Q-A)	_	24KB	ROMless
M308A5SGP (P)	PLQP0144KA-A (144P6Q-A)		24KB	ROMless

(P): Under planning




Figure 1.1 Product Numbering System

1.3 Block Diagram

Figure 1.2 shows a M32C/8A Group block diagram.




Figure 1.2 M32C/8A Group Block Diagram

1.4 Pin Assignments

Figures 1.3 and 1.4 show a pin assignment (top view).




Figure 1.3 Pin Assignment for 144-pin Package

Table 1.6 144-Pin Version List of Pin Names (1)

Iabi	e 1.6 14	- -1 111 V	ersion List o	or i ili i v allic	3(1)		
Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
1		P9_6			TXD4/SDA4/SRXD4	ANEX1	
2		P9_5			CLK4	ANEX0	
3		P9_4		TB4IN	CTS4/RTS4/SS4	DA1	
4		P9_3		TB3IN	CTS3/RTS3/SS3	DA0	
5		P9_2		TB2IN	TXD3/SDA3/SRXD3		
6		P9_1		TB1IN	RXD3/SCL3/STXD3		
7		P9_0		TB0IN	CLK3		
8		P14_6					
9		P14_5					
10		P14_4					
11		P14_3					
12		P14_2					
13		P14_1					
14		P14_0					
15	BYTE						
16	CNVSS						
17	XCIN	P8_7					
18	XCOUT	P8_6					
19	RESET						
20	XOUT						
21	VSS						
22	XIN						
23	VCC1						
24		P8_5	NMI				
25		P8_4	ĪNT2				
26		P8_3	ĪNT1				
27		P8_2	ĪNT0				
28		P8_1		TA4IN/U			
29		P8_0		TA40UT/U			
30		P7_7		TA3IN			
		P7_6					
31				TA3OUT			
32		P7_5		TA2IN/W			
33		P7_4		TA2OUT/W			
34		P7_3		TA1IN/V	CTS2/RTS2/SS2		
35		P7_2		TA1OUT/V	CLK2		
36		P7_1		TA0IN/TB5IN	RXD2/SCL2/STXD2		
37		P7_0		TA0OUT	TXD2/SDA2/SRXD2		
38		P6_7			TXD1/SDA1/SRXD1		
39	VCC1						
40		P6_6			RXD1/SCL1/STXD1		
41	VSS						
42		P6_5			CLK1		
43		P6_4			CTS1/RTS1/SS1		
44		P6_3			TXD0/SDA0/SRXD0		
45		P6_2			RXD0/SCL0/STXD0		
46		P6_1			CLK0		
47		P6_0			CTS0/RTS0/SS0		
48		P13_7					
49		P13_6	1		1		
50		P13_5	1				
			I	I	L	L	<u>L</u>

144-Pin Version List of Pin Names (2) Table 1.7

						Ī	
Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
51		P13_4					
52		P5_7					RDY
53		P5_6					ALE
54		P5_5					HOLD
55		P5_4					HLDA/ALE
56		P13_3					TILDAVALL
57	VSS	1 10_0					
58	700	P13_2					
59	VCC2	1 10_2					
60	7002	P13_1					
61		P13_0					
62	CLKOUT	P5_3					BCLK/ALE
63	02.1.001	P5_2					RD
64		P5_1					WRH/BHE
65		P5_0					WRL/WR
66		P12_7					VVKL/VVK
67							
		P12_6					
68 69		P12_5					000/400
		P4_7					CS0/A23
70		P4_6					CS1/A22
71		P4_5					CS2/A21
72		P4_4					CS3/A20
73		P4_3					A19
74	VCC2						
75		P4_2					A18
76	VSS						
77		P4_1					A17
78		P4_0					A16
79		P3_7					A15,[A15/D15]
80		P3_6					A14,[A14/D14]
81		P3_5					A13,[A13/D13]
82		P3_4					A12,[A12/D12]
83		P3_3					A11,[A11/D11]
84		P3_2					A10,[A10/D10]
85		P3_1					A9,[A9/D9]
86		P12_4					
87		P12_3					
88		P12_2					
89		P12_1					
90		P12_0					
91	VCC2						
92		P3_0					A8,[A8/D8]
93	VSS	.					A = 7.4 = /= ==
94		P2_7					A7,[A7/D7]
95		P2_6					A6,[A6/D6]
96		P2_5					A5,[A5/D5]
97		P2_4					A4,[A4/D4]
98		P2_3					A3,[A3/D3]
99		P2_2					A2,[A2/D2]
100		P2_1					A1,[A1/D1]

144-Pin Version List of Pin Names (3) Table 1.8

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
101		P2_0					A0,[A0/D0]
102		P1_7	ĪNT5				D15
103		P1_6	ĪNT4				D14
104		P1_5	ĪNT3				D13
105		P1_4					D12
106		P1_3					D11
107		P1_2					D10
108		P1_1					D9
109		P1_0					D8
110		P0_7					D7
111		P0_6					D6
112		P0_5					D5
113		P0_4					D4
114		P11_4					
115		P11_3					
116		P11_2					
117		P11_1					
118		P11_0					
119		P0_3					D3
120		P0_2					D2
121		P0_1					D1
122		P0_0					D0
123		P15_7				AN15_7	
124		P15_6				AN15_6	
125		P15_5				AN15_5	
126		P15_4				AN15_4	
127		P15_3				AN15_3	
128		P15_2				AN15_2	
129		P15_1				AN15_1	
130	VSS						
131		P15_0				AN15_0	
132	VCC1						
133		P10_7	KI3			AN_7	
134		P10_6	KI2			AN_6	
135		P10_5	KI1			AN_5	
136		P10_4	KIO			AN_4	
137		P10_3				AN_3	
138		P10_2				AN_2	
139		P10_1				AN_1	
	AVSS					,	
141		P10_0				AN_0	
	VREF					,	
143	AVCC						
144		P9_7			RXD4/SCL4/STXD4	ADTRG	
<u> </u>		· •_•				ADTING	1




Figure 1.4 Pin Assignment for 100-pin Package

100-Pin Version List of Pin Names (1) Table 1.9

Pin							
No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
1		P9_4		TB4IN	CTS4/RTS4/SS4	DA1	
2		P9_3		TB3IN	CTS3/RTS3/SS3	DA0	
3		P9_2		TB2IN	TXD3/SDA3/SRXD3		
4		P9_1		TB1IN	RXD3/SCL3/STXD3		
5		P9_0		TB0IN	CLK3		
6	BYTE						
7	CNVSS						
8	XCIN	P8_7					
9	XCOUT	P8_6					
10	RESET						
11	XOUT						
12	VSS						
13	XIN						
14	VCC1		<u> </u>				
15		P8_5	NMI				
16		P8_4	INT2				
17		P8_3	INT1				
18		P8_2	ĪNT0				
19		P8_1		TA4IN/U			
20		P8_0		TA4OUT/U			
21		P7_7		TA3IN			
22		P7_6		TA3OUT			
23		P7_5		TA2IN/W			
24		P7_4		TA2OUT/W			
25		P7_3		TA1IN/V	CTS2/RTS2/SS2		
26		P7_2		TA1OUT/V	CLK2		
27		P7_1		TA0IN/TB5IN	RXD2/SCL2/STXD2		
28		P7_0		TA0OUT	TXD2/SDA2/SRXD2		
29		P6_7		17.0001	TXD1/SDA1/SRXD1		
30		P6_6			RXD1/SCL1/STXD1		
31		P6_5			CLK1		
32		P6_4			CTS1/RTS1/SS1		
33							
		P6_3			TXD0/SDA0/SRXD0		
34		P6_2			RXD0/SCL0/STXD0		
35		P6_1			CLK0		
36		P6_0			CTS0/RTS0/SS0		
37		P5_7	ļ				RDY
38		P5_6					ALE
39		P5_5					HOLD
40		P5_4					HLDA/ALE
41	CLKOUT	P5_3					BCLK/ALE
42		P5_2					RD
43		P5_1					WRH/BHE
44		P5_0					WRL/WR
45		P4_7					CS0/A23
46		P4_6					CS1/A22
47		P4_5					CS2/A21
48		P4_4					CS3/A20
49		P4_3					A19
50		P4_2					A18
	<u> </u>		1	1	1	1	ı -

100-Pin Version List of Pin Names (2) **Table 1.10**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
51		P4_1					A17
52		P4_0					A16
53		P3_7					A15,[A15/D15]
54		P3_6					A14,[A14/D14]
55		P3_5					A13,[A13/D13]
56		P3_4					A12,[A12/D12]
57		P3_3					A11,[A11/D11]
58		P3_2					A10,[A10/D10]
59		P3_1					A9,[A9/D9]
60	VCC2						
61		P3_0					A8,[A8/D8]
62	VSS						
63		P2_7					A7,[A7/D7]
64		P2_6					A6,[A6/D6]
65		P2_5					A5,[A5/D5]
66		P2_4					A4,[A4/D4]
67		P2_3					A3,[A3/D3]
68		P2_2					A2,[A2/D2]
69		P2_1					A1,[A1/D1]
70		P2_0					A0,[A0/D0]
71		P1_7	INT5				D15
72		P1_6	ĪNT4				D14
73		P1_5	ĪNT3				D13
74		P1_4					D12
75		P1_3					D11
76		P1_2					D10
77		P1_1					D9
78		P1_0					D8
79		P0_7					D7
80		P0_6					D6
81		P0_5					D5
82		P0_4					D4
83		P0_3					D3
84		P0_2					D2
85		P0_1					D1
86		P0_0					D0
87		P10_7	KI3			AN_7	
88		P10_6	KI2			AN_6	
89		P10_5	KI1			AN_5	
90		P10_4	KIO			AN_4	
91		P10_3				AN_3	
92		P10_2				AN_2	
93		P10_1				AN_1	
94	AVSS						
95		P10_0				AN_0	
96	VREF	0_0				7.1.1_0	
97	AVCC						
98		P9_7			RXD4/SCL4/STXD4	ADTRG	
99		P9_6			TXD4/SDA4/SRXD4	ANEX1	
100		P9_5	1		CLK4	ANEX0	

1.5 **Pin Functions**

Pin Functions (1) (100-Pin Package and 144-Pin Package) **Table 1.11**

		· (·) (·		g
Item	Pin Name	I/O Type	Supply Voltage	Description
Power supply	VCC1,VCC2 VSS	_	_	Apply 3.0 to 5.5 V to pins VCC1 and VCC2, and 0 V to the VSS pin. The input condition of VCC1 \geq VCC2 must be met.
Analog power supply input	AVCC AVSS	_	VCC1	Power supply input pins to the A/D converter and D/A converter. Connect the AVCC pin to VCC1, and the AVSS pin to VSS.
Reset input	RESET	I	VCC1	The MCU is placed in a reset state when applying an "L" signal to the RESET pin.
CNVSS	CNVSS	I	VCC1	This pin switches processor mode. Apply an "H" signal to the CNVSS pin to start up in microprocessor mode.
External data bus width select input	BYTE	I	VCC1	This pin switches data bus width in external memory space 3. A data bus is 16 bits wide when the BYTE pin is held "L" and 8 bits wide when it is held "H".
Bus control Pins	D0 to D7	I/O	VCC2	Data (D0 to D7) input/output pins while accessing an external memory space with separate bus.
	D8 to D15	I/O	VCC2	Data (D8 to D15) inputs/output pins while accessing an external memory space with 16-bit separate bus.
l	A0 to A22	0	VCC2	Address bits (A0 to A22) output pins.
	A23	0	VCC2	Inverted address bit (A23) output pin.
	A0/D0 to A7/D7	I/O	VCC2	Data (D0 to D7) input/output and 8 low-order address bits (A0 to A7) output are performed by time-sharing these pins while accessing an external memory space with multiplexed bus.
	A8/D8 to A15/D15	I/O	VCC2	Data (D8 to D15) input/output and 8 middle-order address bits (A8 to A15) output are performed by time-sharing these pins while accessing an external memory space with 16-bit multiplexed bus.
	CS0 to CS3	0	VCC2	Chip-select signal output pins used to specify external devices.
	WRL/WR WRH/BHE RD	0	VCC2	WRL, WRH, (WR, BHE) and RD signal output pins. WRL and WRH can be switched with WR and BHE by program. • WRL, WRH and RD are selected: If external data bus is 16 bits wide, data is written to an even address in external memory space while an "L" is output from the WRL pin. Data is written to an odd address while an "L" is output from the WRH pin. Data is read while an "L" is output from the RD pin. • WR, BHE and RD are selected: Data is written while an "L" is output from the RD pin. Data is read while an "L" is output from the RD pin. Data in odd address is accessed while an "L" is output from the RD pin. Data in odd address is accessed while an "L" is output from the RD pin. Data in Select WR, BHE and RD when an external data bus is 8 bits wide.
	ALE	0	VCC2	ALE signal is used for the external devices to latch address signals when the multiplexed bus is selected.
	HOLD	I	VCC2	The MCU is placed in a hold state while an "L" signal is applied to the HOLD pin.
	HLDA	0	VCC2	The HLDA pin outputs an "L" while the MCU is placed in a hold state
	RDY	I	VCC2	Bus is placed in a wait state while an "L" signal is applied to the RDY pin.
				I.

Pin Functions (2) (100-Pin Package and 144-Pin Package) **Table 1.12**

Item	Pin Name	I/O Type	Supply Voltage	Description	
Main clock input	XIN	I	VCC1	Input/output pins for the main clock oscillation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT. To	
Main clock output	XOUT	0	VCC1	apply an external clock, apply it to XIN and leave XOUT open	
Sub clock input	XCIN	I	VCC1	Input/output pins for the sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT. To apply an external	
Sub clock output	XCOUT	0	VCC1	clock, apply it to XCIN and leave XCOUT open.	
BCLK output	BCLK	0	VCC2	Bus clock output pin	
Clock output	CLKOUT	0	VCC2	The CLKOUT pin outputs the clock having the same frequency as fC, f8, or f32	
INT interrupt	INT0 to INT2	ı	VCC1	INT interrupt input pins	
input	NT3 to INT5	ı	VCC2		
NMI interrupt input	NMI	I	VCC1	NMI interrupt input pin. Connect the NMI pin to VCC1 via a resistor when the NMI interrupt is not used.	
Timer A	TA0OUT to TA4OUT	I/O	VCC1	Timer A0 to A4 input/output pins (TA0OUT is N-channel open drain output)	
	TA0IN to TA4IN	I	VCC1	Timer A0 to A4 input pins	
Timer B	TB0IN to TB5IN	I	VCC1	Timer B0 to B5 input pins	
Three-phase motor control timer output	U, <u>U</u> , V, <u>V</u> , W, <u>W</u>	0	VCC1	Three-phase motor control timer output pins	
Serial interface	CTS0 to	I	VCC1	Input pins to control data transmission	
	RTS0 to RTS4	0	VCC1	Output pins to control data reception	
	CLK0 to CLK4	I/O	VCC1	Serial clock input/output pins	
	RXD0 to RXD4	I	VCC1	Serial data input pins	
	TXD0 to TXD4	0	VCC1	Serial data output pins (TXD2 is N-channel open drain output)	
I ² C mode	SDA0 to SDA4	I/O	VCC1	Serial data input/output pins (SDA2 is N-channel open drain output)	
	SCL0 to SCL4	I/O	VCC1	Serial clock input/output pins (SCL2 is N-channel open drain output)	
Serial interface	STXD0 to STXD4	0	VCC1	Serial data output pins when slave mode is selected (STXD2 is N-channel open drain output)	
special function	SRXD0 to SRXD4	I	VCC1	Serial data input pins when slave mode is selected	
	SS0 to SS4	I	VCC1	Control input pins used in the serial interface special mode.	

Table 1.13 Pin Functions (3) (100-Pin Package and 144-Pin Package)

Item	Pin Name	I/O Type	Supply Voltage	Description
Reference voltage input	VREF	I	_	The VREF pin supplies the reference voltage to the A/D converter and D/A converter.
A/D converter	AN_0 to AN_7	ı	VCC1	Analog input pins for the A/D converter.
	ADTRG	ı	VCC1	External trigger input pin for the A/D converter.
	ANEX0	I/O	VCC1	Extended analog input pin for the A/D converter or output pin in external op-amp connection mode.
	ANEX1	ı	VCC1	Extended analog input pin for the A/D converter.
D/A converter	DA0, DA1	0	VCC1	Output pins for the D/A converter.
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7	I/O ⁽¹⁾	VCC2	8-bit CMOS I/O ports. The Port Pi Direction Register determines if each pin is used as an input port or an output port. The Pull-up Control Register determines if the input ports, divided into groups of four, are pulled up or not.
	P6_0 to P6_7, P7_0 to P7_7, P9_0 to P9_7, P10_0 to P10_7 P8_0 to P8_4 P8_6, P8_7	I/O	VCC1	These 8-bit I/O ports are functionally equivalent to P0. (P7_0 and P7_1 are N-channel open drain output.) These I/O ports are functionally equivalent to P0.
Input port	P8_5	I	VCC1	Shares the pin with NMI. Input port to read NMI pin level.
Key input interrupt input	KI0 to KI3	I	VCC1	Key input interrupt input pins

NOTE:

Table 1.14 Pin Functions (4) (144-Pin Package Only)

Item	Pin Name	I/O Type	Supply Voltage	Description
A/D converter	AN15_0 to AN15_7	I	VCC1	Analog input pins for the A/D converter
I/O ports	P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7	I/O	VCC2	These I/O ports are functionally equivalent to P0.
	P14_0 to P14_6, P15_0 to P15_7	I/O	VCC1	

^{1.} P0 to P5 function as bus control pins and cannot be used as I/O ports. P1_0 to P1_7 can be used as I/O ports when using with 8-bit external bus width only.

2. **Central Processing Unit (CPU)**

Figure 2.1 shows the CPU registers.

The register bank is comprised of eight registers (R0, R1, R2, R3, A0, A1, SB, and FB) out of 28 CPU registers. There are two sets of register banks.




Figure 2.1 **CPU Register**

2.1 General Registers

2.1.1 Data Registers (R0, R1, R2, and R3)

R0, R1, R2, and R3 are 16-bit registers for transfer, arithmetic and logic operations. R0 and R1 can be split into high-order (R0H/R1H) and low-order bits (R0L/R1L) to be used separately as 8-bit data registers. R0 can be combined with R2 and used as a 32-bit data register (R2R0). The same applies to R3R1.

2.1.2 Address Registers (A0 and A1)

A0 and A1 are 24-bit registers used for A0-/A1-indirect addressing, A0-/A1-relative addressing, transfer, arithmetic and logic operations.

2.1.3 Static Base Register (SB)

SB is a 24-bit register used for SB-relative addressing.

2.1.4 Frame Base Register (FB)

FB is a 24-bit register used for FB-relative addressing.

2.1.5 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are 24 bits wide each. The U flag is used to switch between USP and ISP. Refer to **2.1.8 Flag Register** (**FLG**) for details on the U flag. Set USP and ISP to even addresses to execute an interrupt sequence efficiently.

2.1.6 Interrupt Table Register (INTB)

INTB is a 24-bit register indicating the starting address of a relocatable interrupt vector table.

2.1.7 Program Counter (PC)

PC is 24 bits wide and indicates the address of the next instruction to be executed.

2.1.8 Flag Register (FLG)

FLG is a 16-bit register indicating the CPU state.

2.1.8.1 Carry Flag (C)

The C flag indicates whether or not carry or borrow has been generated after executing an instruction.

2.1.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.1.8.3 Zero Flag (Z)

The Z flag becomes 1 when an arithmetic operation results in 0; otherwise becomes 0.

2.1.8.4 Sign Flag (S)

The S flag becomes 1 when an arithmetic operation results in a negative value; otherwise becomes 0.

2.1.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is set to 0. Register bank 1 is selected when this flag is set to 1.

2.1.8.6 Overflow Flag (O)

The O flag becomes 1 when an arithmetic operation results in an overflow; otherwise becomes 0.



2.1.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0 and enabled when it is set to 1. The I flag becomes 0 when an interrupt request is acknowledged.

2.1.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0. USP is selected when the U flag is set to 1.

The U flag becomes 0 when a hardware interrupt request is acknowledged or the INT instruction specifying software interrupt numbers 0 to 31 is executed.

Processor Interrupt Priority Level (IPL) 2.1.8.9

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.1.8.10 Reserved Space

Only write 0 to bits assigned to the reserved space. When read, the bits return undefined values.

2.2 **High-Speed Interrupt Registers**

Registers associated with the high-speed interrupt are follows:

- Save flag register (SVF)
- Save PC register (SVP)
- Vector register (VCT)

Refer to 11.4 High-Speed Interrupt for details.

2.3 **DMAC-Associated Registers**

Registers associated with the DMAC are as follows:

- DMA mode register (DMD0, DMD1)
- DMA transfer count register (DCT0, DCT1)
- DMA transfer count reload register (DRC0, DRC1)
- DMA memory address register (DMA0, DMA1)
- DMA memory address reload register (DRA0, DRA1)
- DMA SFR address register (DSA0, DSA1)

Refer to 13. DMAC for details.

M32C/8A Group 3. Memory

3. Memory

Figure 3.1 is a memory map of the M32C/8A Group.

The M32C/8A Group has 16-Mbyte address space from addresses 000000h to FFFFFFh.

The fixed interrupt vectors are allocated addresses FFFFDCh to FFFFFFh. They store the starting address of each interrupt routine. Refer to 11. Interrupts for details.

The internal RAM is allocated higher addresses, beginning with address 000400h. For example, a 12-Kbyte internal RAM area is allocated addresses 000400h to 0033FFh. The internal RAM is used not only for storing data but for the stacks when subroutines are called or when interrupt requests are acknowledged.

SFRs are allocated address 000000h to 0003FFh. The peripheral function control registers such as for I/O ports, A/D converters, serial interfaces, timers are allocated here. All blank spaces within SFRs are reserved and cannot be accessed by users.

The special page vectors are allocated addresses FFFE00h to FFFFDBh. They are used for the JMPS instruction and JSRS instruction. Refer to the Renesas publication M32C/80 Series Software Manual for details.




Figure 3.1 **Memory Map**

Special Function Registers (SFRs) 4.

Special Function Registers (SFRs) are the control registers of peripheral functions. Tables 4.1 to 4.11 list SFR address maps.

Table 4.1 SFR Address Map (1)

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0 ⁽¹⁾	PM0	0000 0011b(CNVSS="H")
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	0000 1000b
0007h	System Clock Control Register 1	CM1	0010 0000b
0008h			
0009h	Address Match Interrupt Enable Register	AIER	00h
000Ah	Protect Register	PRCR	XXXX 0000b
000Bh	External Data Bus Width Control Register	DS	XXXX 1000b(BYTE="L") XXXX 0000b(BYTE="H")
000Ch	Main Clock Division Register	MCD	XXX0 1000b
000Dh	Oscillation Stop Detection Register	CM2	00h
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00XX XXXXb
0010h			
0011h	Address Match Interrupt Register 0	RMAD0	000000h
0012h			
0013h	Processor Mode Register 2	PM2	00h
0014h			
0015h	Address Match Interrupt Register 1	RMAD1	000000h
0016h	· · ·		
0017h	Voltage Detection Register 2	VCR2	00h
0018h			
0019h	Address Match Interrupt Register 2	RMAD2	000000h
001Ah			
001Bh	Voltage Detection Register 1	VCR1	0000 1000b
001Ch			
001Dh	Address Match Interrupt Register 3	RMAD3	000000h
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h			
0024h			
0025h			
0026h	PLL Control Register 0	PLC0	0001 X010b
0027h	PLL Control Register 1	PLC1	000X 0000b
0028h	-		
0029h	Address Match Interrupt Register 4	RMAD4	000000h
002Ah	† · · · · ·		
002Bh			
002Ch			
002Dh	Address Match Interrupt Register 5	RMAD5	000000h
002Eh	1	_	
002Fh	Vdet4 Detection Interrupt Register	D4INT	XX00 0000b

X: Undefined
Blank spaces are all reserved. No access is allowed.
NOTE:

1. Bits PM01 and PM00 in the PM0 register maintain values set before reset, even after software reset or watchdog timer reset has been

Table 4.2 SFR Address Map (2)

Address	Register	Symbol	After Reset
0030h	- -	-	
0031h			
0032h			
0033h			
0034h			
0035h			
0036h			
0037h			
0038h			
0039h	Address Match Interrupt Register 6	RMAD6	000000h
003Ah			
003Bh			
003Ch			
003Dh	Address Match Interrupt Register 7	RMAD7	000000h
003Eh	, as soo mater and region i		3333011
003En			
003i ii			
0041h			
004111 0042h			
0042H			
0043h			
0044H			
0045H			
0047h	Fishers of Court West Countried Demission C	EMODO	V0V0_0044b
0048h	External Space Wait Control Register 0	EWCR0	X0X0 0011b
0049h	External Space Wait Control Register 1	EWCR1	X0X0 0011b
004Ah	External Space Wait Control Register 2	EWCR2	X0X0 0011b
004Bh	External Space Wait Control Register 3	EWCR3	X0X0 0011b
004Ch	Page Mode Wait Control Register 0	PWCR0	0001 0001b
004Dh	Page Mode Wait Control Register 1	PWCR1	0001 0001b
004Eh			
004Fh			
0050h			
0051h			
0052h			
0053h			
0054h			
0055h			
0056h			
0057h			
0058h			
0059h			
005Ah			
005Bh			
005Ch			
005Dh			
005Eh			
005Fh			
/. I ladafia ad			

Table 4.3 SFR Address Map (3)

Address	Register	Symbol	After Reset
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h	DMA0 Interrupt Control Register	DM0IC	XXXX X000b
0069h	Timer B5 Interrupt Control Register	TB5IC	XXXX X000b
006Ah	DMA2 Interrupt Control Register	DM2IC	XXXX X000b
006Bh	UART2 Receive/ACK Interrupt Control Register	S2RIC	XXXX X000b
006Ch	Timer A0 Interrupt Control Register	TAOIC	XXXX X000b
006Dh	UART3 Receive/ACK Interrupt Control Register	S3RIC	XXXX X000b
006Eh	Timer A2 Interrupt Control Register	TA2IC	XXXX X000b
006Fh	UART4 Receive/ACK Interrupt Control Register	S4RIC	XXXX X000b
0070h	Timer A4 Interrupt Control Register	TA4IC	XXXX X000b
0071h	UART0/UART3 Bus Conflict Detection Interrupt Control Register	BCN0IC/BCN3IC	XXXX X000b
0072h	UART0 Receive/ACK Interrupt Control Register	SORIC	XXXX X000b
0073h	A/D0 Conversion Interrupt Control Register	AD0IC	XXXX X000b
0074h	UART1 Receive/ACK Interrupt Control Register	S1RIC	XXXX X000b
0075h			
0076h	Timer B1 Interrupt Control Register	TB1IC	XXXX X000b
0077h			
0078h	Timer B3 Interrupt Control Register	TB3IC	XXXX X000b
0079h			
007Ah	INT5 Interrupt Control Register	INT5IC	XX00 X000b
007Bh			
007Ch	INT3 Interrupt Control Register	INT3IC	XX00 X000b
007Dh	intro interrupt Control Negister	1141310	AXOU XOOOD
	INITA Internat Control Desirtor	INITALO	VV00 V000b
007Eh	INT1 Interrupt Control Register	INT1IC	XX00 X000b
007Fh			
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h		211110	V000/ V000/
0088h	DMA1 Interrupt Control Register	DM1IC	XXXX X000b
0089h	UART2 Transmit/NACK Interrupt Control Register	S2TIC	XXXX X000b
008Ah	DMA3 Interrupt Control Register	DM3IC	XXXX X000b
008Bh	UART3 Transmit/NACK Interrupt Control Register	S3TIC	XXXX X000b
008Ch	Timer A1 Interrupt Control Register	TA1IC	XXXX X000b
008Dh	UART4 Transmit/NACK Interrupt Control Register	S4TIC	XXXX X000b
008Eh	Timer A3 Interrupt Control Register	TA3IC	XXXX X000b
008Fh	UART2 Bus Conflict Detection Interrupt Control Register	BCN2IC	XXXX X000b

Table 4.4 SFR Address Map (4)

Address	Register	Symbol	After Reset
0090h	UART0 Transmit/NACK Interrupt Control Register	SOTIC	XXXX X000b
0091h	UART1/UART4 Bus Conflict Detection Interrupt Control Register	BCN1IC/BCN4IC	XXXX X000b
0092h	UART1 Transmit/NACK Interrupt Control Register	S1TIC	XXXX X000b
0093h	Key Input Interrupt Control Register	KUPIC	XXXX X000b
0094h	Timer B0 Interrupt Control Register	TB0IC	XXXX X000b
0095h			
0096h	Timer B2 Interrupt Control Register	TB2IC	XXXX X000b
0097h	<u> </u>		
0098h	Timer B4 Interrupt Control Register	TB4IC	XXXX X000b
0099h			
009Ah	INT4 Interrupt Control Register	INT4IC	XX00 X000b
009Bh			
009Ch	INT2 Interrupt Control Register	INT2IC	XX00 X000b
009Dh	THE THE TOP CONTROL TO GOOD	1111210	70,000 7,0000
009Eh	INT0 Interrupt Control Register	INTOIC	XX00 X000b
009En	Exit Priority Register	RLVL	XXXX 0000b
009111 00A0h	CART HORY ROGISTO	INEVE	7.777 00000
00A1h			
00A2h			
00A3h			
00A4h			
00A5h			
00A6h			
00A7h			
00A8h			
00A9h			
00AAh			
00ABh			
00ACh			
00ADh			
00AEh			
00AFh			
00B0h			
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h 00B9h			
00B9h			
00BAh			
00BBh			
00BDh			
00BBh			
00BEII			
to			
02BFh			

Table 4.5 SFR Address Map (5)

Address	Register	Symbol	After Reset
02C0h	X0 Register, Y0 Register	X0R, Y0R	XXXXh
02C1h	No Negister, 10 Negister	AUK, TUK	^^^1
02C2h	X1 Register, Y1 Register	X1R, Y1R	XXXXh
02C3h	At region, it regions	7(11), 1 110	700041
02C4h	X2 Register, Y2 Register	X2R, Y2R	XXXXh
02C5h		,	
02C6h	X3 Register, Y3 Register	X3R, Y3R	XXXXh
02C7h			
02C8h 02C9h	X4 Register, Y4 Register	X4R, Y4R	XXXXh
02C9H			
02CBh	X5 Register, Y5 Register	X5R, Y5R	XXXXh
02CCh			
02CDh	X6 Register, Y6 Register	X6R, Y6R	XXXXh
02CEh			
02CFh	X7 Register, Y7 Register	X7R, Y7R	XXXXh
02D0h	V0 Posietes V0 Posietes	VOD VOD	VVVVL
02D1h	X8 Register, Y8 Register	X8R, Y8R	XXXXh
02D2h	X9 Register, Y9 Register	X9R, Y9R	XXXXh
02D3h	No rregister, 19 rregister	ASIX, TSIX	NAVAII
02D4h	X10 Register, Y10 Register	X10R, Y10R	XXXXh
02D5h		- , -	
02D6h	X11 Register, Y11 Register	X11R, Y11R	XXXXh
02D7h			
02D8h 02D9h	X12 Register, Y12 Register	X12R, Y12R	XXXXh
02D9H 02DAh			
02D/til	X13 Register, Y13 Register	X13R, Y13R	XXXXh
02DCh			
02DDh	X14 Register, Y14 Register	X14R, Y14R	XXXXh
02DEh	WAS DO NOT THE REAL PROPERTY OF THE PROPERTY O	V45D V45D	yyyyy.
02DFh	X15 Register, Y15 Register	X15R, Y15R	XXXXh
02E0h	X/Y Control Register	XYC	XXXX XX00b
02E1h			
02E2h			
02E3h	HIDTO AND DOLLAR		
02E4h	UART1 Special Mode Register 4	U1SMR4	00h
02E5h 02E6h	UART1 Special Mode Register 3 UART1 Special Mode Register 2	U1SMR3 U1SMR2	00h 00h
02E6h	UART1 Special Mode Register 2 UART1 Special Mode Register	U1SMR	00h
02E711	UART1 Transmit/Receive Mode Register	U1MR	00h
02E9h	UART1 Baud Rate Register	U1BRG	XXh
02EAh			
02EBh	UART1 Transmit Buffer Register	U1TB	XXXXh
02ECh	UART1 Transmit/Receive Control Register 0	U1C0	0000 1000b
02EDh	UART1 Transmit/Receive Control Register 1	U1C1	0000 0010b
02EEh	UART1 Receive Buffer Register	U1RB	VVVVh
02EFh	OANT I NECEIVE DUILEI NEGISTEI	UIRD	XXXXh

Table 4.6 SFR Address Map (6)

Address	Register	Symbol	After Reset
02F0h			
02F1h			
02F2h			
02F3h			
02F4h	UART4 Special Mode Register 4	U4SMR4	00h
02F5h	UART4 Special Mode Register 3	U4SMR3	00h
02F6h	UART4 Special Mode Register 2	U4SMR2	00h
02F7h	UART4 Special Mode Register	U4SMR	00h
02F8h	UART4 Transmit/Receive Mode Register	U4MR	00h
02F9h	UART4 Baud Rate Register	U4BRG	XXh
02FAh	LIAPTA Transmit Buffer Beginter	U4TB	VVVVh
02FBh	UART4 Transmit Buffer Register	0418	XXXXh
02FCh	UART4 Transmit/Receive Control Register 0	U4C0	0000 1000b
02FDh	UART4 Transmit/Receive Control Register 1	U4C1	0000 0010b
02FEh	LIAPTA Passiva Puffer Pagister	LIADD	VVVVh
02FFh	UART4 Receive Buffer Register	U4RB	XXXXh
0300h	Timer B3, B4, B5 Count Start Register	TBSR	000X XXXXb
0301h			
0302h	T		20004
0303h	- Timer A11 Register	TA11	XXXXh
0304h	T. 101 D. 11		20004
0305h	- Timer A21 Register	TA21	XXXXh
0306h			
0307h	Timer A41 Register	TA41	XXXXh
0308h	Three-Phase PWM Control Register 0	INVC0	00h
0309h	Three-Phase PWM Control Register 1	INVC1	00h
030Ah	Three-Phase Output Buffer Register 0	IDB0	XX11 1111b
030Bh	Three-Phase Output Buffer Register 1	IDB1	XX11 1111b
030Ch	Dead Time Timer	DTT	XXh
030Dh	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	XXh
030Eh			
030Fh			
0310h			
0311h	- Timer B3 Register	TB3	XXXXh
0312h			
0313h	Timer B4 Register	TB4	XXXXh
0314h			10000
0315h	Timer B5 Register	TB5	XXXXh
0316h			
0317h			
0318h			
0319h			
031Ah			
031Bh	Timer B3 Mode Register	TB3MR	00XX 0000b
031Ch	Timer B4 Mode Register	TB4MR	00XX 0000b
031Dh	Timer B5 Mode Register	TB5MR	00XX 0000b
031Eh			
	External Interrupt Source Select Register	IFSR	

Table 4.7 SFR Address Map (7)

Address	Register	Symbol	After Reset
0320h	, and the second	,	
0321h			
0322h			
0323h			
0324h	UART3 Special Mode Register 4	U3SMR4	00h
0325h	UART3 Special Mode Register 3	U3SMR3	00h
0326h	UART3 Special Mode Register 2	U3SMR2	00h
0327h	UART3 Special Mode Register	U3SMR	00h
0328h	UART3 Transmit/Receive Mode Register	U3MR	00h
0329h	UART3 Baud Rate Register	U3BRG	XXh
032Ah			10000
032Bh	UART3 Transmit Buffer Register	U3TB	XXXXh
032Ch	UART3 Transmit/Receive Control Register 0	U3C0	0000 1000b
032Dh	UART3 Transmit/Receive Control Register 1	U3C1	0000 0010b
032Eh			
032Fh	UART3 Receive Buffer Register	U3RB	XXXXh
0330h			
0331h			
0332h			
0333h			
0334h	UART2 Special Mode Register 4	U2SMR4	00h
0335h	UART2 Special Mode Register 3	U2SMR3	00h
0336h	UART2 Special Mode Register 2	U2SMR2	00h
0337h	UART2 Special Mode Register	U2SMR	00h
0338h	UART2 Transmit/Receive Mode Register	U2MR	00h
0339h	UART2 Baud Rate Register	U2BRG	XXh
033Ah			
033Bh	UART2 Transmit Buffer Register	U2TB	XXXXh
033Ch	UART2 Transmit/Receive Control Register 0	U2C0	0000 1000b
033Dh	UART2 Transmit/Receive Control Register 1	U2C1	0000 0010b
033Eh	<u> </u>		
033Fh	UART2 Receive Buffer Register	U2RB	XXXXh
0340h	Count Start Register	TABSR	00h
0341h	Clock Prescaler Reset Register	CPSRF	0XXX XXXXb
0342h	One-Shot Start Register	ONSF	00h
0343h	Trigger Select Register	TRGSR	00h
0344h	Up/Down Select Register	UDF	00h
0345h	-		
0346h			20004
0347h	Timer A0 Register	TA0	XXXXh
0348h			20004
0349h	Timer A1 Register	TA1	XXXXh
034Ah	T. A.D		20004
034Bh	Timer A2 Register	TA2	XXXXh
044Ch			
034Dh	Timer A3 Register	TA3	XXXXh
034Eh			10000
034Fh	Timer A4 Register	TA4	XXXXh
		l	I

Table 4.8 SFR Address Map (8)

Address	Register	Symbol	After Reset
0350h	Timer B0 Register	TB0	XXXXh
0351h	- Tilliel bu Registel	160	***************************************
0352h	Timor R1 Register	TB1	XXXXh
0353h	Timer B1 Register	I I B I	***************************************
0354h	Timer B2 Register	TB2	XXXXh
0355h	- Hiller bz Register	I BZ	***************************************
0356h	Timer A0 Mode Register	TA0MR	00h
0357h	Timer A1 Mode Register	TA1MR	00h
0358h	Timer A2 Mode Register	TA2MR	00h
0359h	Timer A3 Mode Register	TA3MR	00h
035Ah	Timer A4 Mode Register	TA4MR	00h
035Bh	Timer B0 Mode Register	TB0MR	00XX 0000b
035Ch	Timer B1 Mode Register	TB1MR	00XX 0000b
035Dh	Timer B2 Mode Register	TB2MR	00XX 0000b
035Eh	Timer B2 Special Mode Register	TB2SC	XXXX XXX0b
035Fh	Count Source Prescaler Register ⁽¹⁾	TCSPR	0XXX 0000b
0360h			
0361h			
0362h			
0363h			
0364h	UART0 Special Mode Register 4	U0SMR4	00h
0365h	UART0 Special Mode Register 3	U0SMR3	00h
0366h	UART0 Special Mode Register 2	U0SMR2	00h
0367h	UART0 Special Mode Register	U0SMR	00h
0368h	UART0 Transmit/Receive Mode Register	U0MR	00h
0369h	UART0 Baud Rate Register	U0BRG	XXh
036Ah	WARTE T		10000
036Bh	- UART0 Transmit Buffer Register	U0TB	XXXXh
036Ch	UART0 Transmit/Receive Control Register 0	U0C0	0000 1000b
036Dh	UART0 Transmit/Receive Control Register 1	U0C1	0000 0010b
036Eh			10000
036Fh	UART0 Receive Buffer Register	U0RB	XXXXh
0370h			
0371h			
0372h			
0373h			
0374h			
0375h			
0376h			
0377h			
0378h	DMA0 Request Source Select Register	DM0SL	0X00 0000b
0379h	DMA1 Request Source Select Register	DM1SL	0X00 0000b
037Ah	DMA2 Request Source Select Register	DM2SL	0X00 0000b
037Bh	DMA3 Request Source Select Register	DM3SL	0X00 0000b
037Ch	· · · · · · · · · · · · · · · · · · ·		
037Dh	CRC Data Register	CRCD	XXXXh
	CRC Input Register	CRCIN	XXh
037Eh	I CRC Ilibut Redister		

NOTE:

1. The TCSPR register maintains values set before reset, even after software reset or watchdog timer reset has been performed.

Table 4.9 SFR Address Map (9)

Address	Register	Symbol	After Reset
0380h	A/D0 Register 0	AD00	00XXh
0381h	AVDO Register 0	ADOU	OUAAII
0382h	A/D0 Register 1	AD01	00XXh
0383h	A DO Register 1	ADOT	OOXXII
0384h	A/D0 Register 2	AD02	00XXh
0385h	1,120 (Kog.sto) 2	71002	0070711
0386h	A/D0 Register 3	AD03	00XXh
0387h	7.20 Neg.sto. 0	7.200	0070411
0388h	A/D0 Register 4	AD04	00XXh
0389h	1120112		
038Ah	A/D0 Register 5	AD05	00XXh
038Bh			
038Ch	A/D0 Register 6	AD06	00XXh
038Dh	J. Control of the con		
038Eh	A/D0 Register 7	AD07	00XXh
038Fh			
0390h			
0391h			
0392h	A/D0 Control Register 4	AD0CON4	XXXX 00XXb
0393h			
0394h	A/D0 Control Register 2	AD0CON2	XX0X X000b
0395h	A/D0 Control Register 3	AD0CON3	XXXX X000b
0396h	A/D0 Control Register 0	AD0CON0	00h
0397h	A/D0 Control Register 1	AD0CON1	00h
0398h	D/A Register 0	DA0	XXh
0399h			
039Ah	D/A Register 1	DA1	XXh
039Bh			
039Ch	D/A Control Register	DACON	XXXX XX00b
039Dh			
039Eh			
039Fh			

Table 4.10 SFR Address Map (10)

Address	Register	Address	Register
03A0h			-
03A1h			
03A2h			
03A3h			
03A4h			
03A5h			
03A6h			
03A7h			
03A8h			
03A9h			
03AAh			
03ABh			
03ACh			
03ADh			
03AEh			
03AFh	Function Select Register C	PSC	00X0 0000b
03B0h	Function Select Register A0	PS0	00h
03B1h	Function Select Register A1	PS1	00h
03B2h	Function Select Register B0	PSL0	00h
03B3h	Function Select Register B1	PSL1	00h
03B4h	Function Select Register A2	PS2	00X0 0000b
03B5h	Function Select Register A3	PS3	00h
03B6h	Function Select Register B2	PSL2	00X0 0000b
03B7h	Function Select Register B3	PSL3	00h
03B8h			
03B9h			
03BAh			
03BBh			
03BCh			
03BDh			
03BEh			
03BFh			
03C0h	Port P6 Register	P6	XXh
03C1h	Port P7 Register	P7	XXh
03C2h	Port P6 Direction Register	PD6	00h
03C3h	Port P7 Direction Register	PD7	00h
03C4h	Port P8 Register	P8	XXh
03C5h	Port P9 Register	P9	XXh
03C6h	Port P8 Direction Register	PD8	00X0 0000b
03C7h	Port P9 Direction Register	PD9	00h
03C8h	Port P10 Register	P10	XXh
03C9h	Port P11 Register ⁽¹⁾	P11	XXh
03CAh	Port P10 Direction Register	PD10	00h
03CBh	Port P11 Direction Register ⁽¹⁾⁽²⁾	PD11	XXX0 0000b
03CCh	Port P12 Register ⁽¹⁾	P12	XXh
03CDh	Port P13 Register ⁽¹⁾	P13	XXh
03CEh	Port P12 Direction Register ⁽¹⁾⁽²⁾	PD12	00h
03CFh	Port P13 Direction Register ⁽¹⁾⁽²⁾	PD13	00h

NOTES:

- These registers cannot be used in the 100-pin package.
 Set to FFh in the 100-pin package.

Table 4.11 SFR Address Map (11)

Address	Register	Address	Register
03D0h	Port P14 Register ⁽¹⁾	P14	XXh
03D1h	Port P15 Register ⁽¹⁾	P15	XXh
03D2h	Port P14 Direction Register ⁽¹⁾⁽²⁾	PD14	X000 0000b
03D3h	Port P15 Direction Register ⁽¹⁾⁽²⁾	PD15	00h
03D4h			
03D5h			
03D6h			
03D7h			
03D8h			
03D9h			
03DAh	Pull-Up Control Register 2	PUR2	00h
03DBh	Pull-Up Control Register 3	PUR3	00h
03DCh	Pull-Up Control Register 4 ⁽¹⁾⁽³⁾	PUR4	XXXX 0000b
03DDh			
03DEh			
03DFh			
03E0h	Port P0 Register	P0	XXh
03E1h	Port P1 Register	P1	XXh
03E2h	Port P0 Direction Register	PD0	00h
03E3h	Port P1 Direction Register	PD1	00h
03E4h	Port P2 Register	P2	XXh
03E5h	Port P3 Register	P3	XXh
03E6h	Port P2 Direction Register	PD2	00h
03E7h	Port P3 Direction Register	PD3	00h
03E8h	Port P4 Register	P4	XXh
03E9h	Port P5 Register	P5	XXh
03EAh	Port P4 Direction Register	PD4	00h
03EBh	Port P5 Direction Register	PD5	00h
03ECh	Total of Direction Hegister	1.20	0011
03EDh			
03EEh			
03EFh			
03E111	Pull-Up Control Register 0	PUR0	00h
03F1h	Pull-Up Control Register 1	PUR1	XXXX 0000b
03F2h	1 un-op control register 1	TOKT	XXXX 0000D
03F3h			
03F3h			
03F4H			
03F6h			
03F6h			
03F7h			
03F9h			
03FAh			
03FBh			
03FCh			
03FDh			
03FEh			
03FFh	Port Control Register	PCR	XXXX XXX0b

NOTES:

- These registers cannot be used in the 100-pin package.
 Set to FFh in the 100-pin package.
 Set to 00h in the 100-pin package.

5. Reset

Hardware reset 1, hardware reset 2 (Vdet3 detection function), software reset and watchdog timer reset are implemented to reset the MCU.

5.1 **Hardware Reset 1**

Pins, CPU, and SFRs are reset by using the RESET pin. When a low-level ("L") signal is applied to the RESET pin while the supply voltage meets the recommended operating conditions, ports and I/O pins for peripheral functions are reset. (Refer to Table 5.1 Pin states while RESET pin is held "L".) Also, the oscillation circuit is reset and the main clock starts oscillating. CPU and SFRs are reset when the signal applied to the RESET pin changes from "L" to high-level ("H"), and then the MCU executes a program beginning with the address indicated by the reset vector. The WDC5 bit in the WDC register and the internal RAM are not reset by hardware reset 1. When an "L" signal is applied to the RESET pin while writing data to the internal RAM, the value written to the internal RAM becomes undefined.

Figure 5.1 shows an example of the reset circuit. Figure 5.2 shows a reset sequence. Table 5.1 lists pin states while the RESET pin is held "L".

5.1.1 Reset at a Stable Supply Voltage

- (1) Apply an "L" signal to the \overline{RESET} pin.
- (2) Input 20 clock cycles or more into the XIN pin.
- (3) Apply an "H" signal to the RESET pin.

5.1.2 **Power-on Reset**

- (1) Apply an "L" signal to the \overline{RESET} pin.
- (2) Increase the supply voltage until it meets the recommended operating condition.
- (3) Wait for td(P-R) (internal power supply stabilization time) or more to allow the internal power supply to stabilize.
- (4) Inputs 20 clock cycles or more into the XIN pin.
- (5) Apply an "H" signal to the \overline{RESET} pin.




Figure 5.1 **Example of Reset Circuit**




Figure 5.2 **Reset Sequence**

Pin States while RESET Pin is Held "L"(2) Table 5.1

	Microprocessor Mode		
Pin Name	CNVSS = "H"		
	BYTE = "L"	BYTE = "H"	
P0	Data input (high-impedance)		
P1	Data input (high-impedance)	Input port (high-impedance)	
P2 to P4	Address output (undefined)		
P5_0	WR signal output ("H")(3)		
P5_1	BHE signal output ("H")		
P5_2	RD signal output ("H") ⁽³⁾		
P5_3	BCLK output ⁽³⁾		
P5_4	HLDA signal output (output level depends on an input level to the HOLD pin) ⁽³⁾		
P5_5	HOLD signal input (high-impedance)		
P5_6	"H" signal output ⁽³⁾		
P5_7	RDY signal input (high-impedance)		
P6 to P15 ⁽¹⁾	Input port (high-impedance)		

NOTES:

- 1. Ports P11 to P15 are provided in the 144-pin package only.
- 2. The availability of the pull-up resistors is undefined until the internal supply voltage stabilizes.
- 3. These pin states are defined after the power is turned on and the internal supply voltage stabilizes. Until then, the pin states are undefined.

5.2 **Hardware Reset 2 (Vdet3 detection function)**

Pins, CPU, and SFRs are reset by the Vdet3 detection function, when the voltage applied to the VCC1 pin drops to Vdet3 (V) or below. The states of the pins, CPU, and SFRs after reset are the same as the hardware reset 1. Refer to **6. Power Supply Voltage Detection Function** for details on Vdet3 detection function.

5.3 Software Reset

When the PM03 bit in the PM0 register is set to 1 (MCU is reset), the MCU resets the CPU, SFRs, ports, and I/O pins for peripheral functions. And then the MCU executes a program in an address indicated by the reset vector. Set the PM03 bit to 1 while the main clock is selected as the clock source for the CPU clock and the main clock oscillation is stable.

The software reset does not reset the following SFRs; bits PM01 and PM11 in the PM0 register, the WDC5 bit in the WDC register, and the TCSPR register.

Processor mode remains unchanged since bits PM01 and PM00 are not reset.

5.4 **Watchdog Timer Reset**

When the CM06 bit in the CM0 register is set to 1 (reset) and the watchdog timer underflows, the MCU resets the CPU, SFRs, ports, and I/O pins for peripheral functions. And then the MCU executes a program in an address indicated by the reset vector.

The watchdog timer reset does not reset the following SFRs; bits PM01 and PM11 in the PM0 register, the WDC5 bit in the WDC register, and the TCSPR register.

Processor mode remains unchanged since bits PM01 and PM00 are not reset.

5.5 **Internal Registers**

Figure 5.3 shows CPU register states after reset. Refer to 4. Special Function Registers (SFRs) for SFR states




Figure 5.3 **CPU Register States after Reset**

Power Supply Voltage Detection Function 6.

The power supply voltage detection function has the Vdet3 detection function, Vdet4 detection function, and cold start/warm start determination function. The Vdet3 detection function and Vdet4 detection function detect the changes in voltage and trigger the events. The cold start/warm start determination function determines whether the MCU is reset at power-on or reset while running.

The power supply voltage detection function is available only with VCC1 = 4.2V to 5.5V standard.

Figure 6.1 shows a block diagram of the voltage detection circuit. Figures 6.2 to 6.4 show voltage detection-associated registers.





Figure 6.1 **Power Supply Voltage Detection Function Block Diagram**

Voltage Detection Register 1 b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address After Reset 0000 000 VCR1 001Bh 0000 1000b Bit Symbol Bit Name Function RW Reserved bits Set to 0 RW (b2-b0) 0: VCC1 < Vdet4 1: VCC1 ≥ Vdet4 VC13 Voltage change monitor flag(1) RO Reserved bits Set to 0 RW (b7-b4)

NOTE:

Voltage Detection Register 2⁽¹⁾




NOTES:

- 1. Set the VCR2 register after the PRC3 bit in the PRCR register is set to 1 (write enable).
- 2. To use the hardware reset 2 (Vdet3 detection function), set the VC27 bit to 1 and the D40 bit in the D4INT register to 1 (Vdet4 detection interrupt used). The VC13 bit in the VCR1 register and the D42 bit in the D4INT register are enabled when the VC27 bit is set to 1. 4. After the VC26 or VC27 bit is set to 1, the detection circuit waits for td(E-A) to elapse before starting operation.
- 5. The VC26 bit is disabled when the MCU is in stop mode. (The hardware reset 2 is not performed even if the voltage applied to the VCC1 pin drops below Vdet3.)

Figure 6.2 VCR1 Register, VCR2 Register

^{1.} The VC13 bit is enabled when the VC27 bit in the VCR2 register is set to 1 (Vdet4 detection function used). The VC13 bit becomes 1 when the VC27 bit is set to 0 (Vdet4 detection function not used).



NOTES:

- 1. Set the D4INT register after the PRC3 bit in the PRCR register is set to 1 (write enable).
- 2. Use the following procedure to set the D40 bit to 1:
 - (1) Set the VC27 bit in the VCR2 register to 1
 - (2) Wait for td(E-A) before the voltage detection circuit starts operating
 - (3) Wait for required sampling time (See Table "Sampling Period")
 - (4) Set the D40 bit to 1
- 3. If the Vdet4 detection interrupt has been used to exit wait mode or stop mode, set the D41 bit to 0 and then set it to 1 to use the Vdet4 detection interrupt again to exit these modes.
- 4. The D42 bit is enabled when the VC27 bit is set to 1 (Vdet4 detection function used). The D42 bit becomes 0 when the VC27 bit is set to 0 (Vdet4 detection function not used).
- 5. The D43 bit can be set to 0 by program. Writing a 0 has no effect.

Figure 6.3 **D4INT Register**




Figure 6.4 WDC Register

6.1 Vdet3 Detection Function

The hardware reset 2 is performed if the voltage applied to the VCC1 pin drops to Vdet3 (V) or below. Set the VC26 bit in the VCR2 register to 1 to use this Vdet3 detection function.

When the hardware reset 2 occurs, ports and I/O pins for peripheral functions are reset. The CPU and SFRs are reset when td(S-R) elapses after the voltage applied to the VCC1 pin reaches Vdet3r (V) or above. Then, the MCU executes a program in an address indicated by the reset vector. The states of pins and SFRs after reset are the same as the hardware reset 1.

Use the Vdet3 detection function while operating at or above Vdet3s. If the applied voltage drops below Vdet3s, perform the hardware reset 1 (refer to **5.1.1 Reset at a Stable Supply Voltage**). The Vdet3 detection function cannot be used while the MCU is in stop mode.

Figure 6.5 shows a Vdet3 detection function operation example.




Figure 6.5 Vdet3 Detection Function Operation Example

6.2 Vdet4 Detection Function

Vdet4 detection interrupt is generated if the voltage applied to the VCC1 pin crosses the Vdet4 (V) level, either by dropping below or by rising above Vdet4. Set the VC27 bit in the VCR2 register to 1 (Vdet4 detection function used) and the D40 bit in the D4INT register to 1 (Vdet4 detection interrupt enabled) to use the Vdet4 detection function.

The D42 bit becomes 1 (voltage crosses Vdet4) as soon as the applied voltage crosses Vdet4. When the D42 bit changes from 0 to 1, a Vdet4 detection interrupt request is generated. The D42 bit does not become 0 automatically when the interrupt is acknowledged. Set it to 0 (not detected) by program. Whether the voltage has dropped below Vdet4 or risen above Vdet4 can be determined by reading the VC13 bit in the VCR1 register.

Set the D41 bit in the D4INT register to 1 to use the Vdet4 detection interrupt to exit wait mode or stop mode. The MCU exits wait mode or stop mode if the Vdet4 detection signal is generated even if the D42 bit is 1.

The Vdet4 detection interrupt shares the same interrupt vector with watchdog timer interrupt and oscillation stop detection interrupt. When using the Vdet4 detection interrupt simultaneously with these interrupts, determine whether the Vdet4 detection interrupt is generated by reading the D42 bit in the interrupt routine.

Table 6.1 shows conditions to generate Vdet4 detection interrupt request. Figure 6.6 shows a Vdet4 detection function operation example.

Bits DF1 and DF0 in the D4INT register determine the sampling clock which is used to detects if the voltage applied to the VCC1 pin crosses Vdet4. Table 6.2 shows the sampling periods.

Table 6.1 Conditions to Generate Vdet4 Detection Interrupt Request

Operating Mode	VC27 Bit	D40 Bit	D41 Bit	D42 Bit ⁽¹⁾	VC13 Bit ⁽²⁾
CPU operating mode ⁽³⁾	1	1	-	0 to 1	0 to 1 1 to 0
Wait mode, Stop mode ⁽⁴⁾			1	-	0 to 1

^{-:} either 0 or 1

NOTES:

- 1. Set to 0 by program before generating an interrupt.
- 2. An interrupt request is generated when the sampling period elapses after the value of the bit is changed. See **Figure 6.6 Vdet4 Detection Function Operation Example** for details.
- CPU operating mode includes main clock mode, PLL mode, low speed mode, low-power consumption mode, on-chip oscillator mode, on-chip oscillator low-power consumption mode. (Refer to 9. Clock Generation Circuits.)
- 4. Refer to 6.2.1 Usage Notes on Vdet4 Detection Interrupt.

Table 6.2 Sampling Periods

CPU Clock	Sampling Clock (μs)				
(MHz)	Divided-by-8	ivided-by-8 Divided-by-16		Divided-by-64	
16	3.0	3.0 6.0		24.0	
24	2.0	4.0	8.0	16.0	

NOTE:

1. Set the CPU clock below 24 MHz to use the voltage detection function.




Figure 6.6 Vdet4 Detection Function Operation Example

6.2.1 Usage Notes on Vdet4 Detection Interrupt

When all the conditions below are met, the Vdet4 detection interrupt is generated and the MCU exits wait mode as soon as the WAIT instruction is executed or exits stop mode as soon as the CM10 bit in the CM1 register is set to 1 (all clocks stopped).

- the VC27 bit in the VCR2 register is set to 1 (Vdet4 detection function used)
- the D40 bit in the D4INT register is set to 1 (Vdet4 detection interrupt enabled)
- the D41 bit in the D4INT register is set to 1 (Vdet4 detection interrupt is used to exit wait/stop mode)
- the voltage applied to the VCC1 pin is Vdet4 or above (the VC13 bit in the VCR1 register is 1)

Execute the WAIT instruction or set the CM10 bit to 1 (all clocks stopped) while the VC13 bit is 0 (VCC1 < Vdet4), if the MCU is configured to enter wait/stop mode when voltage applied to the VCC1 pin drops Vdet4 or below and to exit wait/stop mode when the voltage applied rises to Vdet4 or above. If the Vdet4 detection interrupt has been used to exit wait mode or stop mode, set the D41 bit to 0 and then set it back to 1 to use the Vdet4 detection interrupt again to exit wait/stop mode.

6.3 **Cold Start/Warm Start Determine Function**

The WDC5 bit in the WDC register determines whether it is a reset process when power-on (cold start) or a reset process when the RESET signal is input during MCU running (warm start). Default value of the WDC5 bit is 0 (cold start) when power-on, and the bit is set to 1 (warm start) by writing given values to the WDC register. The WDC5 bit does not become 0 even if the hardware reset 1, hardware reset2, software reset, or watchdog timer reset is performed.

Figure 6.7 shows an example of cold start/warm start determine function operation.




Figure 6.7 **Cold Start/Warm Start Determine Function Operation**

M32C/8A Group 7. Processor Mode

7. Processor Mode

7.1 Processor Mode

Microprocessor mode can be selected as the processor mode. Table 7.1 lists the features of the processor mode.

Table 7.1 Processor Mode Features

Processor Mode	Accessible Space	Pins assigned to I/O Port	
Microprocessor mode ⁽¹⁾	SFR, internal RAM, external space	P0 to P5 become bus control pins	

NOTE:


1. Refer to 8. Bus for details.

7.2 Setting of Processor Mode

Input an "H" signal to the CNVSS pin and release the \overline{RESET} signal to start up in microprocessor mode. Bits PM01 and PM00 are set to 11b (microprocessor mode) after reset. Do not set to values other than 11b.

Figures 7.1 and 7.2 show the PM0 register and PM1 register. Figure 7.3 shows a memory map in microprocessor mode.

7. Processor Mode M32C/8A Group



NOTES:

- 1. Set the PM0 register after the PRC1 bit in the PRCR register is set to 1 (write enable).
- 2. Bits PM01 and PM00 maintain values set before reset, even after software reset or watchdog timer reset has performed.
- 3. The PM05 and PM04 bits setting is enabled in microprocessor mode. Set these bits in the combination with bits PM11 and PM10 in the PM 1 register. Refer to the Table "Multiplexed Bus Settings and Chip-Select Areas" in the Bus chapter.
- 4. To output BCLK from P5_3 in microprocessor mode, set the PM07 bit to 0, bits CM01 and CM00 in the CM0 register to "00b" (I/O port P5_3), and bits PM15 and PM14 in the PM1 register to 00b, 10b, or 11b.

Figure 7.1 **PM0** Register

M32C/8A Group 7. Processor Mode




Figure 7.2 PM1 Register

M32C/8A Group 7. Processor Mode




Figure 7.3 Memory Map in Microprocessor Mode

8. Bus

In microprocessor mode, the following pins become bus control pins: D0 to D15, A0 to A22, A23, CS0 to CS3, WRL/ WR, WRH/BHE, RD, CLKOUT/BCLK/ALE, HLDA/ALE, HOLD, ALE, RDY.

8.1 **Bus Settings**

Bus setting is determined by the BYTE pin, the DS register, the PM05 and PM04 bits in the PM0 register, and bits PM11 and PM10 in the PM1 register.

Table 8.1 lists how to change bus settings. Figure 8.1 shows the DS register.

Table 8.1 **Bus Settings**

Bus Setting	Pin & Registers Used for Setting		
Selecting external data bus width	DS register		
Setting bus width after reset	BYTE pin (for external space 3 only)		
Selecting separate bus or multiplexed bus	Bits PM05 and PM04 in the PM0 register		
Number of chip-select pins	Bits PM11 and PM10 in the PM1 register		




Figure 8.1 **DS** Register

8.1.1 Selecting External Address Bus

The number of external address bus pins, the number of chip-select pins, and chip-select-assigned address space $(\overline{CS} \text{ area})$ vary in each external space mode. Bits PM11 and PM10 in the PM1 register select external space mode.

8.1.2 Selecting External Data Bus

The DS register selects either external 8-bit data bus or 16-bit data bus per each external space. The data bus in the external space 3, after reset, becomes 16 bits wide when a low-level ("L") signal is applied to the BYTE pin and 8 bits wide when a high-level ("H") signal is applied. Keep the BYTE pin level while the MCU is operating. Internal bus is always 16 bits wide.

8.1.3 Selecting Separate/Multiplexed Bus

Bits PM05 and PM04 in the PM0 register select either the separate bus or multiplexed bus. The MCU starts up with the separate bus after reset.

8.1.3.1 Separate Bus

With the separate bus format, the MCU performs data input/output and address output using individual buses. The DS register selects 8-bit or 16-bit external data bus for each external space. If all DSi bits in the DS register (i = 0 to 3) are set to 0 (8-bit data bus), port P0 functions as the data bus and port P1 as the programmable I/O port.

If any of the DSi bits is set to 1 (16-bit data bus), ports P0 and P1 function as the data bus. Port P1 output is undefined when the MCU accesses the space where its DSi bit is set to 0.

8.1.3.2 Multiplexed Bus

With the multiplexed bus format, the MCU performs data input/output and address output using the same bus by time-sharing. D0 to D7 are time-multiplexed with A0 to A7 in the space accessed by the 8-bit data bus. D0 to D15 are time-multiplexed with A0 to A15 in the space accessed by the 16-bit data bus.

Table 8.2 lists multiplexed bus settings and chip-select areas. Table 8.3 lists a processor mode and pin function.

Table 8.2 Multiplexed Bus Settings and Chip-Select Areas

	PM11 and PM10 Bits Setting					
PM05 and PM04 bits setting ⁽¹⁾	00b (external space mode 0	01b (external space mode 1)	10b (external space mode 2)	11b (external space mode 3)		
00b (multiplexed bus not used)	Separate bus					
01b (access the CS2 area using multiplexed bus)	Do not set to	CS2	Do not set to this value	CS2		
10b (access the CS1 area using multiplexed bus)	these values	CS1	CS1	CS1		

NOTE:

1. In microprocessor mode, do not set bits PM05 and PM04 in the PM0 register to 11b.

Table 8.3 **Processor Mode and Pin Function**

Processor Mode	Microprocessor Mode				
PM05 and PM04 bits setting ⁽¹⁾			01b (Access CS2 area using multiplexed bus) 10b (Access CS1 area using multiplexed bus)		
Data bus width	spaces with 8-bit data spaces with 16-bit		Access all external spaces with 8-bit data bus	Access any external spaces with 16-bit data bus	
P0_0 to P0_7	Data bus (D0 to D7)				
P1_0 to P1_7	I/O port	Data bus (D8 to D15)	I/O port	Data bus (D8 to D15)	
P2_0 to P2_7	Address bus (A0 to A7)	Address bus/data bus (A0/D0 to A7/D7)(2)		
P3_0 to P3_7	Address bus (A8 to A1	5)		Address bus/data bus (A8/D8 to A15/D15) ⁽²⁾	
P4_0 to P4_3	Address Bus (A16 to A19)				
P4_4 to P4_6	CS or address bus (A20 to A22) (Refer to 8.2 Bus Control for details) ⁽⁶⁾				
P4_7	CS or address bus (A23) (Refer to 8.2 Bus Control for details) ⁽⁶⁾				
P5_0 to P5_2	RD, WRL, WRH outputs or RD, BHE, WR outputs (Refer to 8.2 Bus Control for details) ⁽⁴⁾				
P5_3	CLKOUT/BCLK/ALE ⁽⁷⁾				
P5_4	HLDA/ALE(3)				
P5_5	HOLD				
P5_6	ALE(3)(5)				
P5_7	RDY				

NOTES:

- 1. Do not set bits PM05 and PM04 in the PM0 register to 11b in microprocessor mode since the MCU starts up with the separate bus after reset.
- 2. These pins are used as address bus when selecting separate bus.
- 3. Bits PM15 and PM14 in the PM1 register determine which pin is used to output the ALE signal.
- 4. The PM02 bit in the PM0 register selects either "RD, WRL, WRH" or "RD, BHE, WR" combination.
- 5. P5_6 outputs undefined value when bits PM15 and PM14 are set to 00b (no ALE). In this case, it cannot be used as an I/O port.
- 6. Bits PM11 and PM10 in the PM1 register determine whether these pins are used as chip-select outputs or address bus.
- 7. Use bits CM01 and CM00 in the CM0 register, bits PM15 and PM14 in the PM1 register, and the PM07 bit in the PM0 register to select among CLKOUT, BCLK, and ALE function.

8.2 **Bus Control**

Described below are the signals required to access external devices. The signals are available in microprocessor mode only.

8.2.1 Address Bus and Data Bus

Address bus is the signals to access 16-Mbyte space, and consists of 24 control pins; A0 to A22 and $\overline{A23}$. $\overline{A23}$ is an inverse output signal of the highest-order address bit.

Data bus is the signals for data input and output. The DS register selects either an 8-bit data bus width from D0 to D7 or a 16-bit data bus width from D0 to D15 for each external space. When a high-level ("H") signal is applied to the BYTE pin, the data bus accessing the external space 3 is 8 bits wide after reset.

When a low-level ("L") signal is applied to the BYTE pin, the data bus accessing the external space 3 is 16 bits wide.

8.2.2 **Chip-Select Output**

Chip-select outputs share pins with address bus, A20 to A22 and $\overline{\text{A23}}$. Bits PM11 and PM10 in the PM1 register determine the $\overline{\text{CS}}$ areas to be accessed and the number of chip-select outputs. Maximum of four chip-select outputs are provided.


In microprocessor mode, no chip-select signal is output after reset. Only A23, however, can perform as a chipselect output.

The CSi pin (i=0 to 3) outputs an "L" signal while accessing its corresponding external space. An "H" signal is output while the MCU is accessing other external spaces. Figure 8.2 shows an example of address bus and chip-select outputs (separate bus).

Example 1:

After accessing the external space, both address bus and chip-select output change


When the MCU accesses the external space i specified by another chip-select output in the next cycle after having accessed the external space i, both address bus and chip-select output change.



Example 3:

After accessing the external space, the address bus changes but the chip-select output does not.


When the MCU accesses the space i specified by the same chip-select output in the next cycle after having accessed the external space i, the address bus changes but the chip-select output does not.



Example 2:

After accessing an external space, the chip-select output changes but the address bus does not.


When the MCU accesses SFR or internal RAM area in the next cycle after having accessed an external space, the chip-select signal changes but the address bus does not.



Example 4:

After accessing an external space, neither address bus nor chip-select signal changes.

When the MCU does not access any spaces in the next cycle after having accessed an external space (no instruction prefetch is performed), neither address bus nor chip-select signal changes.



i = 0 to 3j = 0 to 3, excluding i k = 0 to 3p = 0 to 3, excluding k

NOTE:

1. The above examples show the address bus and chip-select output in two consecutive bus cycles. Depending on the combination, the chip-select signal can be more than two bus cycles.

- CS1 outputs an "L" signal while accessing the external space 0. CS2 outputs an "L" signal while accessing the external space 1. CS3 outputs an "L" signal while accessing the external space 2.
- CS0 outputs an "L" signal while accessing the external space 3.

Figure 8.2 Address Bus and Chip-Select Outputs (Separate Bus)

8.2.3 **Read/Write Output Signals**

When using a 16-bit data bus, the PM02 bit in the PM0 register selects either a combination of the "RD, WR, and \overline{BHE} " outputs or the " \overline{RD} , \overline{WRL} , and \overline{WRH} " outputs to determine the read/write output signals. When the DS3 to DS0 in the DS register are set to 0 (8-bit external data bus width), set the PM02 bit to 0 $(\overline{RD}/\overline{WR}/\overline{BHE})$. When any of the DS3 to DS0 bits are set to 1 (16-bit external data bus width) to access an 8-bit space, the combination of "RD, WR, and BHE" is automatically selected regardless of the PM02 bit setting. Table 8.4 lists \overline{RD} , \overline{WRL} , and \overline{WRH} outputs. Table 8.5 list \overline{RD} , \overline{WR} , and \overline{BHE} outputs.

The RD, WR, and BHE outputs are selected for the read/write output signals after reset. When changing to "RD, WRL, and WRH" outputs, set the PM02 bit first to write data to an external memory.

RD, WRL, and WRH Outputs Table 8.4

Data Bus Width	RD	WRL	WRH	A0	CPU Processing on External Space
16 bits	L	Н	Н	Not used	Read data
	Н	L	Н	Not used	Write 1-byte data to even address
	Н	Н	L	Not used	Write 1-byte data to odd address
	H	L	L	Not used	Write data to both even and odd addresses
8 bits	Н	L(1)	Not used	H/L	Write 1-byte data
	L	H ⁽¹⁾	Not used	H/L	Read 1-byte data

NOTE:

RD, WR, and BHE Outputs Table 8.5

Data Bus Width	RD	WR	BHE	A0	CPU Processing on External Space
16 bits	Н	L	L	Н	Write 1-byte data to odd address
	L	Н	L	Н	Read 1-byte data from odd address
	Н	L	Н	L	Write 1-byte data to even address
	L	Н	Н	L	Read 1-byte data from even address
	Н	L	L	L	Write data to both even and odd addresses
	L	Н	L	L	Read data from both even and odd addresses
8 bits	Н	L	Not used	H/L	Write 1-byte data
	L	Н	Not used	H/L	Read 1-byte data

^{1.} These become $\overline{\text{WR}}$ output.

8.2.4 Bus Timing

Software wait states for the internal RAM can be set using the PM12 bit in the PM1 register, for the SFR area using the PM13 bit, and for external spaces using the EWCRi register (i = 0 to 3). Table 8.6 lists a software wait state and bus cycle.

The basic bus cycle for the internal RAM and SFR area is one bus clock (BCLK) cycle. A read or write to the internal RAM takes the basic bus cycle. When the PM12 bit in the PM1 register to 1 (1 wait state), an access to the internal RAM takes two BCLK cycles.

A read or write to the SFR area takes two BCLK cycles (1 wait state). When the PM13 bit in the PM1 register is set to 1 (2 wait states), an access takes three BCLK cycles.

The external bus cycle is divided into two phases: the number of BCLK cycles in the period from the beginning of the bus access until the read or write output signal becomes "L" (first ϕ), and the number of BCLK cycles in the period from the read or write output signal becomes "L" until the signal changes to "H" (second ϕ).

The minimum read or write cycle for the external bus is two BCLK clock cycles $(1 \phi + 1 \phi)$. The EWCRi register (i = 0 to 3) selects an external bus cycle from 12 types for the separate bus and seven types for the multiplexed bus. For example, when bits EWCRi4 to EWCRi0 in the EWCRi register are set to 00011b $(1 \phi + 3 \phi)$, the external bus cycle is four BCLK cycles.

Figure 8.3 shows the EWCRi register. Figures 8.4 to 8.8 show external bus timings.




Figure 8.3 EWCR0 to EWCR3 Registers

Software Wait State and Bus Cycle Table 8.6

Space	External Bus Status	PM1 R	egister	EWCRi Register (i=0 to 3)	Bus Cycle
Эрасе	External bus Status	PM13 Bit	PM12 Bit	EWCRi4 to EWCRi0 Bits	Bus Cycle
SFR area		0			2 BCLK cycles
or it alea	_	1	_	_	3 BCLK cycles
Internal RAM			0		1 BCLK cycle
Internal IVAIVI	_	_	1	_	2 BCLK cycles
				00001b	2 BCLK cycles
				00010b	3 BCLK cycles
				00011b	4 BCLK cycles
				00100b	5 BCLK cycles
	Separate bus	-	-	00101b	6 BCLK cycles
				00110b	7 BCLK cycles
				01010b	4 BCLK cycles
				01011b	5 BCLK cycles
Cutomod				01100b	6 BCLK cycles
External memory				10011b	6 BCLK cycles
memory				10100b	7 BCLK cycles
				10110b	9 BCLK cycles
				01010b	4 BCLK cycles
				01011b	5 BCLK cycles
				01101b	7 BCLK cycles
	Multiplexed bus	-	_	10011b	6 BCLK cycles
				10100b	7 BCLK cycles
				10101b	8 BCLK cycles
				10110b	9 BCLK cycles




Figure 8.4 Bus Cycles when Separate Bus is Selected (1)




Figure 8.5 Bus Cycles when Separate Bus is Selected (2)




Figure 8.6 Bus Cycle with Separate Bus is Selected(3)




Figure 8.7 Bus Cycles when Multiplexed Bus is Selected (1)




Figure 8.8 Bus Cycles when Multiplexed Bus is Selected (2)

Bus Cycle with Recovery Cycle Inserted 8.2.4.1

The EWCRi 6 bit in the EWCRi register (i = 0 to 3) determines whether the recovery cycle is inserted or not. Address output or data output is held during the recovery cycle (only when using the separate bus). Devices, which require longer address hold time or data hold time, are connectable.




Figure 8.9 **Recovery Cycle**

8.2.5 ALE Output

The ALE output signal is provided for the external devices to latch the address when using the multiplexed bus. Latch the address at the falling edge of the ALE output. Bits PM15 and PM14 in the PM1 register determine to what pin the ALE output is assigned.

The ALE signal is output even when accessing the internal space.





Figure 8.10 ALE Output and Address/Data Bus

8.2.6 RDY Input

The \overline{RDY} signal facilitates access to external devices requiring longer access time. When \overline{RDY} input is "L" at the falling edge of the last BCLK cycle, wait states are inserted into the bus cycle. Then, when an "H" signal is input to the \overline{RDY} pin at the falling edge of BCLK, the MCU resumes executing the remaining bus clock. Table 8.7 lists MCU states when placed in wait state by \overline{RDY} input. Figure 8.11 shows an example of the \overline{RD} signal that is extended by the \overline{RDY} signal.

Table 8.7 MCU States while "L" is Input to the RDY Pin

Item	State
Clock generation circuits	Operating (oscillating)
$\overline{\text{RD}}$, $\overline{\text{WR}}$, A0 to A22, $\overline{\text{A23}}$, D0 to D15, $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$, ALE,	Maintains the same state as when "L" is input to RDY pin.
HLDA, programmable I/O ports	
Internal peripheral circuits	Operating



RD Output Signal Extended by RDY Input Figure 8.11

HOLD Input 8.2.7

The HOLD input signal is used to transfer ownership of the bus from the CPU to external devices. When a lowlevel ("L") signal is applied to the HOLD pin, the MCU enters a hold state after the bus access in progress is completed. While the $\overline{\text{HOLD}}$ pin is held "L", the MCU remains in a hold state and the $\overline{\text{HLDA}}$ pin outputs an "L" signal. Table 8.8 lists the MCU states in hold state.

Bus is used in the following priority order: HOLD, DMAC, CPU.

Table 8.8 MCU States in Hold State

Item	State
Clock generation circuits	Operating (oscillating)
CPU	Stopped
Internal peripheral circuits	Operating (Watchdog timer is stopped) ⁽¹⁾
RD, WR, A0 to A22, A23, D0 to D15, CS0 to CS3, BHE	High-impedance
HLDA	Outputs "L"
ALE	Outputs "L"
Programmable I/O ports	Maintains the same state as when "L" is input to HOLD pin.

NOTE:

1. When the PM22 bit in the PM2 register is set to 1 (selects the on-chip oscillator clock as count source for the watchdog timer), watchdog timer does not stop.

8.2.8 External Bus States when Accessing Internal Space

Table 8.9 lists external bus states when the internal space is accessed.

Table 8.9 External Bus States when Accessing Internal Space

Item	State when Accessing SFR and Internal RAM
A0 to A22, A23	Hold the last accessed address in the external space
D0 to D15	High-impedance
RD, WR, WRL, WRH	Outputs "H"
BHE	Holds the output level at the time when the MCU accessed the external space or SFR area for the last time
CS	Outputs "H"
ALE	Outputs ALE signal

8.2.9 BCLK Output

The bus clock can be output from the BCLK pin in microprocessor mode. To output the bus clock, set the PM07 bit in the PM0 register to 0 (BCLK output) and bits CM01 and CM00 in the CM0 register to 00b (I/O port P5_3).

Refer to 9. Clock Generation Circuits for details.

8.3 **Page Mode Control Function**

The page mode control function allows high-speed read access to the external memory compatible with the page mode control. While the MCU accesses data within the eight-byte block of consecutive addresses which have the same 21 high-order bits, less cycles are required for the subsequent bus accesses than the first bus access.

The EWCRi register (i = 0 to 3) determines how many wait states are inserted for the first bus access. Registers PWCR0 and PWCR1 determine how many wait states are inserted for the subsequent bus accesses. Use the following procedure to enable the page mode control.

- (1) Set bits EWCRi4 to EWCRi0 in the EWCRi register.
- (2) Set bits PWCRj02 to PWCRj00 and bits PWCRj06 to PWCRj04 in the PWCRj register (j = 0, 1).
- (3) Set bits PWCRj03 and PWCRj07 to 1 (page mode control enabled).

When using the page mode control function, access all the external spaces using page mode control. It is not allowed to combine the page mode controlled access and the normal access to external spaces.

Set bits PM05 and PM04 to 00b (multiplexed bus is not used). The page mode control function and multiplexed bus cannot be used at the same time.

Figure 8.12 and 8.13 show registers PWCR0 and PWCR1. Figure 8.14 shows a diagram of external bus timing with page mode function.




Figure 8.12 **PWCR0** Register




Figure 8.13 **PWCR1 Register**




Figure 8.14 External Bus Timing with Page Mode Control Function

9. **Clock Generation Circuits**

Types of the Clock Generation Circuit 9.1

The MCU has four on-chip clock generation circuits to generate system clock signals.

- Main clock oscillation circuit
- Sub clock oscillation circuit
- On-chip oscillator
- PLL frequency synthesizer

Table 9.1 lists the specifications of the clock generation circuit. Figure 9.1 shows a block diagram of the clock generation circuit. Figures 9.2 to 9.8 show clock-associated registers.

Table 9.1 **Clock Generation Circuit Specifications**

Item	Main Clock Oscillation Circuit	Sub Clock Oscillation Circuit	On-chip Oscillator	PLL Frequency Synthesizer
Applications	CPU clock source Peripheral function clock source	CPU clock source Count source for timer A and timer B	CPU clock source Peripheral function clock source	CPU clock source Peripheral function clock source
Clock frequency	Up to 32 MHz	32.768 kHz	Approx. 1 MHz	Up to 32 MHz (see Table 9.3)
Connectable oscillator or resonator	Ceramic resonator Crystal oscillator	Crystal oscillator	_	-
Oscillator or resonator connect pins	XIN, XOUT	XCIN, XCOUT	-	-
Oscillation stop/ restart function	Available	Available	Available	Available
Oscillator state after reset	Oscillating	Stopped	Stopped	Stopped
Other	Externally generated clock can be used.	Externally generated clock can be used.	Oscillation stop detect function: When the main clock stops, the on-chip oscillator starts oscillating automatically and becomes the CPU and peripheral function clock source	30 MHz or 20 MHz: Input 10 MHz to the main clock 32 MHz or 21.3 MHz Input 8 MHz to the main clock

M32C/8A Group






Figure 9.1 Clock Generation Circuit



9. Clock Generation Circuits

- 1. Set the CM0 register after the PRC0 bit in the PRCR register is set to 1 (write enable).
- 2. The BCLK, ALE, or "L" signal is output from the P5_3 pin in microprocessor mode. The P5_3 does not function as an I/O port.
- 3. fC32 does not stop running.
- 4. To set the CM04 bit to 1, set bits PD8_7 and PD8_6 in the PD8 register to 00b (ports P8_6 and P8_7 in input mode) and the PU25 bit in the PUR2 register to 0 (no pull-up).
- 5. The CM05 bit stops the main clock oscillation when entering low-power consumption mode or on-chip oscillator low-power consumption mode. The CM05 bit cannot be used to determine whether the main clock stops or not. To stop the main clock oscillation, set the PLC07 bit in the PLC0 register to 0 and the CM05 bit to 1 after setting the CM07 bit to 1 or setting the CM21 bit in the CM2 register to 1 (on-chip oscillator clock).
 - When the CM05 bit is set to 1, the XOUT pin outputs "H". Since an on-chip feedback resistor remains ON, the XIN pin is pulled up to the XOUT pin via the feedback resistor.
- 6. When the CM05 bit is set to 1, bits MCD4 to MCD0 in the MCD register become 01000b (divide-by-8 mode). In on-chip oscillator mode, bits MCD4 to MCD0 do not become 01000b even if the CM05 bit is set to 1.
- 7. Once the CM06 bit is set to 1, it cannot be set to 0 by program.
- 8. Change the CM07 bit setting from 0 to 1, after the CM04 bit is set to 1 and the sub clock oscillation stabilizes. Change the CM07 bit setting from 1 to 0, after the CM05 bit is set to 0 and the main clock oscillation stabilizes. Do not change the CM07 bit simultaneously with the CM04 or CM05 bit.
- 9. If the PM21 bit in the PM2 register is set to 1 (disables a clock change), a write to bits CM02, CM05, and CM07 has no effect.
- 10. When stop mode is entered, the CM03 bit becomes 1.

Figure 9.2 **CM0** Register



- Set the CM1 register after the PRC0 bit in the PRCR register is set to 1 (write enable).
 When the CM10 bit is set to 1, the XOUT pin outputs "H" and the built-in feedback resistor is disconnected. Pins XIN, XCIN, and XCOUT are placed in high-impedance states.
- 3. When the CM10 bit is set to 1, bits MCD4 to MCD0 in the MCD register become 01000b (divide-by-8 mode).
 Do not set the CM10 bit to 1, when the CM20 bit in the CM2 register is set to 1 (oscillation stop detect function enabled) or the CM21 bit in the CM2 register is set to 1 (on-chip oscillator clock selected).
- 4. Set the CM17 bit to 1 after the PLL clock oscillation stablilizes.
- 5. If the PM21 bit in the PM2 register is set to 1 (disables a clock change), writes to bits CM10 and CM17 have no effect. If the PM22 bit in the PM2 register is set to 1 (on-chip oscillator clock as watchdog timer count source), a write to the CM10 bit has no effect.

Figure 9.3 **CM1 Register**






Figure 9.4 MCD Register



- 1. Set the CM2 register after the PRC0 bit in the PRCR register is set to 1 (write enable).
- 2. If the PM21 bit in the PM2 register is set to 1 (disables a clock change), a write to the CM20 bit has no effect.
- 3. When a loss of the main clock is detected while the CM20 bit is set to 1, the CM21 bit becomes 1. Although the main clock restarts oscillating, the CM21 bit does not become 0. To use the main clock as the CPU clock source after the main clock restarts oscillating, set the CM21 bit to 0 by program.
- 4. When both the CM20 and CM22 bits are set to 1, do not set the CM21 bit to 0.
- 5. When a loss of the main clock is detected, the CM22 bit becomes 1. The CM22 bit can only be set to 0, not 1, by program. If the CM22 bit is set to 0 by program while the main clock is stopped, the CM22 bit does not become 1 until another loss of the main clock is detected after the main clock restarts oscillating.
- 6. Determine the main clock state by reading the CM23 bit several times after the oscillation stop detection interrupt is generated.


Figure 9.5 **CM2** Register



NOTES:

- 1. Set the PLC0 register after the PRC0 bit in the PRCR register is set to 1 (write enable).
- 2. If the PM21 bit in the PM2 register is set to 1 (disables a clock chang), a write to the PLC0 register has no effect.
- 3. Set bits PLC02 to PLC00 while the PLC07 bit is 0. Bits PLC02 to PLC00 can be written only once.
- 4. Enter wait mode or stop mode after the CM17 bit is set to 0 (main clock as CPU clock source) and then the PLC07 bit to 0.
- 5. Set registers PLC0 and PLC1 simultaneously in 16-bit units .

PLL Control Register 1^(1, 2, 3, 4)



- 1. Set the PLC1 register after the PRC0 bit in the PRCR register is set to 1 (write enable).
- 2. If the PM21 bit in the PM2 register is set to 1 (disables a clock change), a write to the the PLC1 register has no effect.
- 3. Set the PLC1 register while the PLC07 bit is 0 (PLL stopped). The PLC1 register can be written only once.
- 4. Set registers PLC0 and PLC1 simultaneously in 16-bit units.

PLC0 Register, PLC1 Register Figure 9.6




Figure 9.7 PM2 Register




Figure 9.8 TCSPR Register, CPSRF Register

9.1.1 **Main Clock**

Main clock oscillation circuit generates the main clock. The main clock is used as the clock source for the CPU clock and peripheral function clocks.

The main clock oscillation circuit is configured by connecting an oscillator between the XIN and XOUT pins. The circuit has an on-chip feedback resistor. The feedback resistor is disconnected from the oscillation circuit in stop mode to reduce power consumption. The main clock oscillation circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 9.9 shows examples of main clock circuit connection. Circuit constants vary depending on each oscillator. Use the circuit constant recommended by each oscillator manufacturer.

The main clock divided-by-eight becomes the CPU clock source after reset.

To reduce power consumption, set the CM05 bit in the CM0 register to 1 (main clock stopped) after the sub clock or on-chip oscillator clock is selected as the CPU clock sources. In this case, the XOUT pin outputs an "H" signal. The XIN pin is pulled up to the XOUT pin via the feedback resistor which remains on. When an external clock is input to the XIN pin, do not set the CM05 bit to 1.

All clocks, including the main clock, stop in stop mode. Refer to 9.5 Power Consumption Control for details.




Figure 9.9 **Main Clock Circuit Connection**

9.1.2 Sub Clock

Sub clock oscillation circuit generates the sub clock. The sub clock is used as the clock source for the CPU clock and for timer A and timer B. fC, which has the same frequency as the sub clock can be output from the CLKOUT pin.

The sub clock oscillation circuit is configured by connecting a crystal oscillator between the XCIN and XCOUT pins. The circuit has an on-chip feedback resistor. The feedback resistor is disconnected from the oscillation circuit in stop mode to reduce power consumption. The sub clock oscillation circuit may also be configured by feeding an externally generated clock to the XCIN pin. Figure 9.10 shows an example of sub clock circuit connection. Circuit constants vary depending on each oscillator. Use the circuit constant recommended by each oscillator manufacturer.

The sub clock is stopped after reset, and the feedback resistor is disconnected from the oscillation circuit. To start oscillating the sub clock oscillation circuit, set both the PD8_7 and PD8_6 bits in the PD8 register to 0 (input mode), the PU25 bit in the PUR2 register to 0 (no pull-up), and then the CM04 bit in the CM0 register to 1 (XCIN-XCOUT oscillation function). To input the externally generated clock to the XCIN pin, set the PD8_7 bit to 0, the PU25 bit to 0, and then the CM04 bit to 1. A clock input to the XCIN pin becomes the clock source for the sub clock.

When the CM07 bit in the CM0 register is set to 1 (sub clock) after the sub clock oscillation stabilizes, the sub clock becomes the CPU clock source.

All clocks, including the sub clock, stop in stop mode. Refer to **9.5 Power Consumption Control** for details.




Figure 9.10 Sub Clock Circuit Connection

M32C/8A Group 9. Clock Generation Circuits

9.1.3 On-Chip Oscillator Clock

On-chip oscillator generates the 1-MHz on-chip oscillator clock. The on-chip oscillator clock is used as the clock source for the CPU clock and peripheral function clocks.

The on-chip oscillator clock is stopped after reset. When the CM21 bit in the CM2 register is set to 1 (on-chip oscillator clock), the on-chip oscillator starts oscillating and becomes the clock source for the CPU clock and peripheral function clocks in place of the main clock.

Table 9.2 lists on-chip oscillator start conditions.

Table 9.2 On-Chip Oscillator Start Condition

CM2 Register	PM2 R	egister	Applications	
CM21	PM22	PM27, PM26	Applications	
1	0	00b	Clock source for the CPU clock and peripheral function clock	
0	1	00b	Count source for the watchdog timer (The clock keeps running in stop mode.)	
0	0	10b	Clock source for f2n	

9.1.3.1 Oscillation Stop Detect Function

When the main clock is terminated running by an external factor, the on-chip oscillator automatically starts oscillating.

When the CM 20 bit in the CM2 register is set to 1 (oscillation stop detect function used), an oscillation stop detection interrupt request is generated as soon as the main clock is lost. Simultaneously, the on-chip oscillator starts oscillating. The on-chip oscillator clock takes the place of the main clock as the clock source for the CPU clock and peripheral function clocks. Associated bits in the CM2 register are changed as follows:

- CM21 bit becomes 1 (on-chip oscillator clock becomes the CPU clock)
- CM22 bit becomes 1 (loss of main clock stop is detected)
- CM23 bit becomes 1 (main clock stops)

The oscillation stop detection interrupt shares the vector with the watchdog timer interrupt and the Vdet4 detection interrupt. When these interrupts are used simultaneously, verify the CM22 bit within an interrupt routine to determine if an oscillation stop detection interrupt request has been generated.

When the main clock resumes its operation after a loss of the main clock is detected, the main clock can be selected as the clock source for the CPU clock and peripheral function clocks by program. Figure 9.11 shows the procedure to switch the clock source from the on-chip oscillator clock to the main clock.

In low-speed mode, when the main clock is lost while the CM20 bit is set to 1, an oscillation stop detection interrupt request is generated, and the on-chip oscillator starts oscillating. The sub clock remains as the source for the CPU clock. The on-chip oscillator clock becomes the source for the peripheral function clocks.

When the peripheral function clocks are stopped, the oscillation stop detect function cannot be used. To enter wait mode while using the oscillation stop detect function, set the CM02 bit in the CM0 register to 0 (peripheral clocks do not stop in wait mode).

The oscillation stop detect function is a precaution against the unintended termination of the main clock by an external factor. Set the CM20 bit to 0 (oscillation stop detect function not used) when the main clock is stopped by program, i.e., entering stop mode or setting the CM05 bit in the CM0 register to 1 (main clock stops).

When the main clock frequency is 2 MHz or lower, the oscillation stop detect function is not available. In this case, set the CM20 bit to 0.




Figure 9.11 Procedure to Switch from On-chip Oscillator Clock to Main Clock

PLL Clock 9.1.4

The PLL frequency synthesizer generates the PLL clock by multiplying the main clock. The PLL clock can be used as the clock source for the CPU clock and peripheral function clocks.

The PLL frequency synthesizer is stopped after reset. When the PLC07 bit in the PLC0 register is set to 1 (PLL runs), the PLL frequency synthesizer starts operating. Waiting time, tsu(PLL), is required before the PLL clock is stabilized.

The PLL clock is the VCO clock divided by either 2 or 3. When the PLL clock is used as the clock source for the CPU clock or peripheral function clocks, set each bit as shown in Table 9.3. Figure 9.12 shows the procedure to use the PLL clock as the CPU clock source.

Set the CM17 bit in the CM1 register to 0 (main clock as CPU clock source) and the PLC07 bit to 0 (PLL stops) before stopping the CPU clock or the main clock.

M32C/8A Group 9. Clock Generation Circuits

Table 9.3 Bit Settings to Use PLL Clock as CPU Clock Source

Multiplication	PLC0 Register			PLC1 Register	PLL Clock
factor	PLC02 bit	PLC01 bit	PLC00 bit	PLC12 bit	PLL CIOCK
2	0	1	1	1	fPLL = 2 × fXIN
3	U	1		0	fPLL = 3 × fXIN
8/3	4		0	1	$fPLL = 8/3 \times fXIN$
4	I	1	0	0	fPLL = 4 × fXIN




Figure 9.12 Procedure to Use PLL Clock as CPU Clock Source

M32C/8A Group 9. Clock Generation Circuits

9.2 CPU Clock and BCLK

The CPU clock is used to operate the CPU and also used as the count source for the watchdog timer. After reset, the CPU clock is the main clock divided by eight. The bus clock (BCLK) has the same frequency as the CPU clock and can be output from the BCLK pin in microprocessor mode. Refer to **9.4 Clock Output Function** for details. The main clock, sub clock, on-chip oscillator clock, or PLL clock can be selected as the clock source for the CPU clock.

When the main clock, on-chip oscillator clock, or PLL clock is selected as the clock source for the CPU clock, the selected clock source divided by 1 (no division), 2, 3, 4, 6, 8, 10, 12, 14, or 16 becomes the CPU clock. Bits MCD4 to MCD0 in the MCD register select the clock division. When the MCU enters stop mode or low-power consumption mode, bits MCD4 to MCD0 are set to 01000b (divide-by-8 mode). Therefore, when the CPU clock source is switched to the main clock next time, the CPU clock is the main clock divided by eight. Refer to **9.5 Power Consumption Control** for details.

9.3 Peripheral Function Clock

The peripheral function clocks are used to operate the peripheral functions excluding the watchdog timer. The clock selected by the CM17 bit in the CM1 register and the CM21 bit in the CM2 register (any of the main clock, PLL clock, or on-chip oscillator clock) becomes the peripheral function clock source (fPFC).

9.3.1 f1, f8, f32, and f2n

f1, f8 and f32 are fPFC divided by 1, 8, or 32.

Bits PM27 and PM 26 in the PM2 register select a f2n clock source from fPFC, XIN clock (fXIND), and the onchip oscillator clock (fROC). Bits CNT3 to CNT0 in the TCSPR register select a f2n division. (n = 1 to 15. No division when n = 0.)

When wait mode is entered while the CM02 bit in the CM0 register is set to 1 (peripheral clocks stop in wait mode) or when the CM05 bit is set to 1 using the main clock as the peripheral function clock source, fPFC stops. When bits PM27 and PM26 in the PM2 register are set to 10b (on-chip oscillator is selected for the f2n clock source), f2n does not stop in wait mode.

f1, f8, and f2n are used to operate the serial interface and also is used as the count source for timer A and timer B.

The CLKOUT pin outputs f8 and f32. Refer to **9.4 Clock Output Function** for details.

9.3.2 fAD

fAD is used to operate the A/D converter and has the same frequency as fPFC.

When wait mode is entered while the CM02 bit in the CM0 register is set to 1 (peripheral clocks stop in wait mode) or when the CM05 bit is set to 1 using the main clock as the peripheral function clock source, fAD stops.

9.3.3 fC32

fC32 is the sub clock divided by 32. fC32 is used as the count source for timer A and timer B. fC32 is available if the sub clock is running.

Clock Output Function 9.4

The CLKOUT pin outputs fC, f8, or f32.

The BCLK clock, which has the same frequency as the CPU clock, can be output from the BCLK pin in microprocessor mode.

Table 9.4 lists CLKOUT pin function in microprocessor mode.

Table 9.4 **CLKOUT Pin Function in Microprocessor Mode**

CM0 Register ⁽¹⁾ PM1 Register ⁽²⁾		PM0 Register ⁽²⁾	CLKOUT/BCLK/ALE Pin Function
Bits CM01 and CM00	Bits PM15 and PM14	PM07 bit	CLROOT/BCLR/ALE PIII FUNCTION
	00b	0	Outputs BCLK
00b	10b 11b	1	Outputs "L" (does not function as P5_3)
	01b	_	Outputs ALE
01b	_	_	Outputs fC
10b	_	_	Outputs f8
11b	-	_	Outputs f32

^{-:} Can be set to either 0 or 1

- 1. Change the CM0 register after setting the PRC0 bit in the PRCR register to 1 (write enable).
- 2. Change registers PM0 and PM1 after setting the PRC1 bit in the PRCR register to 1 (write enable).

9.5 Power Consumption Control

The power consumption control is enabled by controlling a CPU clock frequency. The higher the CPU clock frequency is, the more the processing power is available. The lower the CPU clock frequency is, the less power is consumed. When unnecessary oscillation circuits are stopped, power consumption is further reduced.

CPU operating mode, wait mode, and stop mode are provided as the power consumption control. CPU operating mode is further separated into the following modes; main clock mode, PLL mode, low-speed mode, low-power consumption mode, on-chip oscillator mode, and on-chip oscillator low-power consumption mode. Figure 9.13 shows a mode transition diagram.




Figure 9.13 Mode Transition

9.5.1 CPU operating mode

The CPU clock can be selected from the main clock, sub clock, on-chip oscillator clock, or PLL clock. When switching the CPU clock source, wait until the new CPU clock source stabilizes. To change the CPU clock source from the sub clock, on-chip oscillator clock, or PLL clock, set it to the main clock once and then switch it to another clock.

To switch the CPU clock source from the on-chip oscillator clock to the main clock, set bits MCD4 to MCD0 in the MCD register to 01000b (divided-by-8 mode) in on-chip oscillator mode.

Table 9.5 lists bit setting and operation mode associated with clocks.

9.5.1.1 **Main Clock Mode**

The main clock divided by 1 (no division), 2, 3, 4, 6, 8, 10, 12, 14, or 16 is used as the source for the CPU clock. The main clock is also used as the source for fPFC. When the sub clock is running, fC32 can be used as the count source for timer A and timer B.

9.5.1.2 **PLL Mode**

The PLL clock divided by 1 (no division), 2, 3, 4, 6, 8, 10, 12, 14, or 16 is used as the source for the CPU clock. The PLL clock is also used as the source for fPFC. When the sub clock is running, fC32 can be used as the count source for timer A and timer B.

9.5.1.3 **Low-Speed Mode**

The sub clock is used as the source for the CPU clock. The main clock, PLL clock, or on-chip oscillator clock is used as the source for fPFC. fC32 can be used as the count source for timer A and timer B.

9.5.1.4 **Low-Power Consumption Mode**

The MCU enters low-power consumption mode when the main clock stops in low-speed mode. The sub clock is used as the source for the CPU clock, and the on-chip oscillator clock is used as the source for fPFC. fC32 can be used as the count source for timer A and timer B. In low-power consumption mode, bits MCD4 to MCD0 in the MCD register become 01000b (divide-by-8 mode). Therefore, next time the CPU clock source is switched to the main clock, the CPU clock is the main clock divided by eight.

9.5.1.5 **On-Chip Oscillator Mode**

The on-chip oscillator clock divided by 1 (no division), 2, 3, 4, 6, 8, 10, 12, 14, or 16 is used as the source for the CPU clock. The on-chip oscillator clock is also used as the source for fPFC. When the sub clock is running, fC32 can be used as the count source for timer A and timer B.

9.5.1.6 **On-Chip Oscillator Low-power Consumption Mode**

The MCU enters on-chip oscillator low-power consumption mode when the main clock stops in on-chip oscillator mode. The on-chip oscillator clock divided by 1 (no division), 2, 3, 4, 6, 8, 10, 12, 14, or 16 is used as the source for the CPU clock. The on-chip oscillator clock is also used as the source for fPFC. When the sub clock is running, fC32 can be used as the count source for timer A and timer B.

Table 9.5 **Operation Mode Setting**

			Oscillatio	Selector			
CPU Clock Source	Operating Mode	CM0 Register		PLC0 Register	CM2 Register	CM1 Register	CM0 Register
		CM05	CM04	PLC07	CM21 ⁽¹⁾	CM17	CM07
Main clock	Main clock mode	0	ı	_	0	0	0
PLL clock	PLL mode	0	ı	1	0	1	0
	Low-speed mode	0	1	_	ı	_	1
Sub clock	Low power consumption mode	1	1	0	-	0	1
	On-chip oscillator mode	0	ı	_	1	_	0
On-chip oscillator clock	On-chip oscillator low- power consumption mode	1	_	0	1	0	0

^{-:} Can be set to either 0 or 1

9.5.2 **Wait Mode**

In wait mode, the CPU and watchdog timer stop operating. If the PM22 bit in the PM2 register is set to 1 (onchip oscillator clock as watchdog timer count source), the watchdog timer continues operating. Since the main clock, sub clock, and on-chip oscillator clock continue running, peripheral functions using these clocks as their clock source also continue to operate.

9.5.2.1 **Peripheral Function Clock Stop Function**

If the CM02 bit in the CM0 register is set to 1 (peripheral clocks stop in wait mode), fAD, f1, f8, and f32 stop in wait mode. f2n, which uses the clock selected by the CM21 bit in the CM2 register as its clock source, also stops in wait mode. Power consumption can be reduced by stopping these peripheral clocks. f2n, which uses the XIN clock (fXIND) or on-chip oscillator clock as its clock source, and fC32 do not stop even in wait mode.

9.5.2.2 **Entering Wait Mode**

To enter wait mode with the CM02 bit in the CM0 register set to 1, set bits MCD4 to MCD0 in the MCD register for the CPU clock frequency to be 10 MHz or less after dividing the main clock. Figure 9.14 shows a procedure to enter wait mode.

^{1.} The CM21 bit in the CM2 register has both the oscillation control and selector functions.




Figure 9.14 **Procedure to Enter Wait Mode**

9.5.2.3 **Pin States in Wait Mode**

Table 9.6 lists pin states in wait mode.

Table 9.6 Pin States in Wait Mode

Pin		States	
Address bus, data bus, CS0 to CS3, BHE		Maintain the state immediately before entering wait mode	
RD, WR, WRL, WRH		"H"	
HLDA, BCLK		"H"	
ALE		"L"	
Ports		Maintain the state immediately before entering wait mode	
CLKOUT	When fC is selected	Continue to output the clock	
	When f8, f32 are selected	 When the CM02 bit in the CM0 register is 0 (peripheral clocks do not stop in wait mode): Continue to output the clock When the CM02 bit is 1 (peripheral clocks stop in wait mode): The clock is stopped and holds the level immediately before entering wait mode 	

9.5.2.4 **Exiting Wait Mode**

Wait mode is exited by the hardware reset 1, hardware reset 2, NMI interrupt, Vdet4 detection interrupt, or peripheral function interrupts.

As for a peripheral function interrupt that is not used to exit wait mode, set bits ILVL2 to ILVL0 in the Interrupt Control Register for the peripheral function interrupt to 000b (interrupt disabled) before executing the WAIT instruction.

The CM02 bit setting in the CM0 register affects the use of the peripheral function interrupts to exit wait mode. When the CM02 bit is set to 0 (peripheral clocks do not stop in wait mode), any peripheral function interrupts can be used to exit wait mode. When the CM02 bit is set to 1 (peripheral clocks stop in wait mode), the peripheral functions clocked by the peripheral function clocks stop, and therefore, the peripheral function interrupts cannot be used to exit wait mode. However, the peripheral functions clocked by the external clock and fC32 do not stop regardless of the CM02 bit setting. Also, f2n, which uses the XIN clock (fXIND) or onchip oscillator clock as its clock source does not stop. The interrupts generated by the peripheral functions which operate using these clocks can be used to exit wait mode.

When the MCU exits wait mode by the peripheral function interrupts or NMI interrupt, the CPU clock does not change before and after the WAIT instruction is executed.

Table 9.7 lists interrupts to be used to exit wait mode and usage conditions.

Table 9.7	Interrupts to Exit Wait Mode and Usage Conditi	ions
-----------	--	------

Interrupt	When CM02 = 0	When CM02 = 1
NMI interrupt	Available	Available
Vdet4 detection interrupt	Available	Available
Serial interface interrupt	Available when the source clock is the internal clock or clock input to the CLKi pin.	Available when the source clock is the clock input to the CLKi pin or f2n (when fXIND or on-chip oscillator clock is selected).
Key input interrupt	Available	Available
A/D conversion interrupt	Available in one-shot mode or single-sweep mode	Not available
Timer A interrupt Timer B interrupt	Available in all modes	Available in event counter mode or when the count source is fC32 or f2n (when fXIND or on-chip oscillator clock is selected)
INT interrupt	Available	Available

9.5.3 **Stop Mode**

In stop mode, all clocks are stopped. Since the CPU clock and peripheral function clocks are stopped, the CPU and the peripheral functions which are operated by these clocks stop their operation. The least power is required to operate the MCU in stop mode. Enter stop mode from main clock mode.

9.5.3.1 **Entering Stop Mode**

Stop mode is entered when setting the CM10 bit in the CM1 register to 1 (all clocks stop) while the $\overline{\text{NMI}}$ pin is held "H". Also, bits MCD4 to MCD0 in the MCD register become 01000b (divide-by-8 mode) by setting the CM10 bit to 1.

Figure 9.15 shows a procedure to enter stop mode.

When entering stop mode, the instructions following CM10 = 1 instruction are stored into the instruction queue, and the program stops. When stop mode is exited, the instruction lined in the queue is executed before the exit interrupt routine is handled.

Insert the jmp.b instruction as follows after the instruction to set the CM10 bit to 1.

fset I ; I flag is set to 1

bset 0, cm1 ; all clocks stopped (stop mode)

jmp.b LABEL_001 ; jmp.b instruction executed (no instruction between jmp.b and LABEL.)

LABEL_001:

nop ; nop(1); nop(2)nop ; nop(3)nop ; nop(4)nop mov.b #0, prcr ; protection set

Page 90 of 352 **RENESAS**




Figure 9.15 Procedure to Enter Stop Mode

M32C/8A Group 9. Clock Generation Circuits

9.5.3.2 Pin States in Stop Mode

Table 9.8 lists pin states in stop mode.

Table 9.8 Pin States in Stop Mode

Pin		States		
Address Bus, Data Bus, CS0 to CS3, BHE		Maintain the state immediately before entering stop mode		
RD, WR, WRL, WRH		"H"		
HLDA, BCLK		"H"		
ALE		"H"		
Ports		Maintain the state immediately before entering stop mode		
CLKOUT	When fC is selected	"H"		
	When f8, f32 are selected	The clock is stopped and holds the level immediately before entering stop mode		
XIN		Placed in a high-impedance state		
XOUT		"H"		
XCIN, XCOUT		Placed in a high-impedance state		

9.5.3.3 **Exiting Stop Mode**

Stop mode is exited by the hardware reset 1, NMI interrupt, Vdet4 detection interrupt, or peripheral function interrupts. The following are the peripheral function interrupts that can be used to exit stop mode.

- Key input interrupt
- INT interrupt
- Timer A and timer B interrupts (Available when the timer counts external pulse having 100-Hz frequency or below in event counter mode)

When only the hardware reset 1, NMI interrupt, or Vdet4 detection interrupt are used to exit stop mode, set bits ILVL2 to ILVL0 in the Interrupt Control Registers for all the peripheral function interrupts to 000b (interrupt disabled) before setting the CM10 bit in the CM1 register to 1 (all clocks stop).

If the voltage applied to pins VCC1 and VCC2 drops below 3.0 V in stop mode, exit stop mode by the hardware reset 1 after the voltage has satisfied the recommended operating conditions.

System Clock Protect Function 9.6

The system clock protect function prohibits changing the CPU clock source when the main clock is selected as the CPU clock source. With this function, the CPU clock can continue running even if the program runs out of control. When the PM21 bit in the PM2 register is set to 1 (disables a clock change), the following bits cannot be written:

- Bits CM02, CM05, and CM07 in the CM0 register
- Bits CM10 and CM17 in the CM1 register
- The CM20 bit in the CM2 register
- All bits in registers PLC0 and PLC1

The CPU clock continues running when the WAIT instruction is executed.

Figure 9.16 shows a procedure to use the system clock protect function. Follow the procedure while the CM05 bit in the CM0 register is set to 0 (main clock oscillates) and the CM07 bit to 0 (main clock as CPU clock source).




Figure 9.16 **Procedure to Use System Clock Protect Function**

M32C/8A Group 10. Protection

10. Protection

The function protects important registers from being inadvertently overwritten in case of a program crash. Figure 10.1 shows the PRCR register.

The PRC2 bit in the PRCR register becomes 0 (write disable) by a write to the SFR area after the PRC2 bit is set to 1 (write enable). Set the PD9 or PS3 register immediately after the PRC2 bit is set to 1. Do not generate an interrupt or a DMA or DMACII transfer between these two instructions. Bits PRC0, PRC1, and PRC3 do not become 0 automatically even after a write to the SFR area. Set bits PRC0, PRC1, and PRC3 to 0 by program.




Figure 10.1 **PRCR Register**

11. Interrupts

11.1 Types of Interrupts

Figure 11.1 shows the types of interrupts.




Figure 11.1 Interrupts

- Maskable interrupts
- The I flag and IPL can enable and disable these interrupts.

The interrupt priority order can be changed based on interrupt priority level.

• Non-maskable interrupt

These interrupts cannot be disabled regardless of the I flag and IPL settings.

11.2 **Software Interrupts**

Software interrupts occur when particular instructions are executed. Software interrupts are non-maskable.

Undefined Instruction Interrupt

The undefined instruction interrupt occurs when the UND instruction is executed.

11.2.2 Overflow Interrupt

The overflow interrupt occurs when the INTO instruction is executed while the O flag in the FLG register is 1 (arithmetic operation overflow). Instructions that can set the O flag are: ABS, ADC, ADCF, ADD, ADDX, CMP, CMPX, DIV, DIVU, DIVX, NEG, RMPA, SBB, SCMPU, SHA, SUB, SUBX

11.2.3 **BRK Interrupt**

The BRK interrupt occurs when the BRK instruction is executed.

11.2.4 **BRK2 Interrupt**

The BRK2 interrupt occurs when the BRK2 instruction is executed. Do not use this interrupt. This is for use with development support tool only.

11.2.5 **INT Instruction Interrupt**

The INT instruction interrupt occurs when the INT instruction is executed. The INT instruction can specify software interrupt numbers 0 to 63. Software interrupt numbers 8 to 43 are assigned to the vector table used for the peripheral function interrupt. This means that the MCU is able to execute the peripheral function interrupt routine by executing the INT instruction. When the INT instruction is executed, values in the FLG register and PC are saved to the stack. The relocatable vector of the specified software interrupt number is stored in PC.

The stack, where the data is saved, varies depending on a software interrupt number.

ISP is selected for software interrupt numbers 0 to 31. (The U flag in the FLG register becomes 0.) For software interrupt numbers 32 to 63, SP which is selected immediately before executing the INT instruction is used. (The U flag does not change.)

For the peripheral function interrupt, the FLG register value is saved and the U flag becomes 0 (ISP selected) when an interrupt request is acknowledged. Therefore, for software interrupt numbers 32 to 43, SP to be used can differ depending on whether an interrupt is generated by a peripheral function or by the INT instruction.

11.3 Hardware Interrupts

Special interrupts and peripheral function interrupts are available as hardware interrupts.

11.3.1 Special Interrupts

Special interrupts are non-maskable.

11.3.1.1 NMI Interrupt

The $\overline{\text{NMI}}$ interrupt occurs when a signal applied to the $\overline{\text{NMI}}$ pin changes from high level ("H") to low level ("L"). Refer to 11.8 $\overline{\text{NMI}}$ Interrupt for details.

11.3.1.2 Watchdog Timer Interrupt

The watchdog timer interrupt occurs when the watchdog timer counter underflows. Refer to **12. Watchdog Timer** for details.

11.3.1.3 Oscillation Stop Detection Interrupt

The oscillation stop detection interrupt occurs when the MCU detects a loss of the main clock. Refer to **9. Clock Generation Circuits** for details.

11.3.1.4 Vdet4 Detection Interrupt

The Vdet4 detection interrupt occurs when the voltage applied to VCC1 rises above or drops below Vdet4. Refer to **6.2 Vdet4 Detection Function** for details.

11.3.1.5 Single-Step Interrupt

Do not use the single-step interrupt. This is for use with development support tool only.

11.3.1.6 Address Match Interrupt

When the AIERi bit in the AIER register is set to 1 (address match interrupt enabled), the address match interrupt occurs immediately before executing the instruction stored in the address indicated by the RMADi register (i = 0 to 7).

Set the starting address of the instruction in the RMADi register. The address match interrupt does not occur if a table data or any address other than the starting address of the instruction is set. Refer to 11.10 Address Match Interrupt for details.

11.3.2 DMACII Transfer Complete Interrupt

The DMACII transfer complete interrupt is generated by the DMACII function. Refer to **14. DMACII** for details.

11.3.3 Peripheral Function Interrupt

The peripheral function interrupt is generated by the on-chip peripheral functions. The peripheral function interrupts and software interrupt numbers 8 to 43 for the INT instruction use the same interrupt vector table. The peripheral function interrupt is maskable.

See **Tables 11.2 and 11.3** for the peripheral function interrupt sources. Refer to the descriptions of individual peripheral functions for details.

11.4 **High-Speed Interrupt**

The high-speed interrupt executes an interrupt sequence in five cycles and returns from the interrupt routine in three cycles. When the FSIT bit in the RLVL register is set to 1 (interrupt priority level 7 is used for the highspeed interrupt), the interrupt that bits ILVL2 to ILVL0 in the Interrupt Control Register are set to 111b (level 7) becomes the high-speed interrupt.

Only one interrupt can be set as the high-speed interrupt. To use the high-speed interrupt, do not set multiple interrupts to interrupt priority level 7. Set the DMAII bit in the RLVL register to 0 (interrupt priority level 7 is used for interrupt) to use the high-speed interrupt.

Set the starting address of a high-speed interrupt routine in the VCT register.

When the high-speed interrupt is acknowledged, the FLG register value is saved into the SVF register and the PC value is saved into the SVP register. A program is executed from an address indicated by the VCT register. Use the FREIT instruction to return from a high-speed interrupt routine. Values saved into registers SVF and SVP are restored to the FLG register and PC by executing the FREIT instruction.

The high-speed interrupt, and DMA2 and DMA3 share some of the registers. When using the high-speed interrupt, neither DMA2 nor DMA3 is available. DMA0 and DMA1 can still be used.

Figure 11.2 shows a procedure to use high-speed interrupt.




Figure 11.2 **Procedure to Use High-Speed Interrupt**

11.5 Interrupts and Interrupt Vectors

There are four bytes in each interrupt vector. Set the starting address of an interrupt routine in each interrupt vector. When an interrupt request is acknowledged, an interrupt routine is executed from the address set in its interrupt vector. Figure 11.3 shows an interrupt vector.




Figure 11.3 Interrupt Vector

11.5.1 Fixed Vector Table

The fixed vector table is allocated addresses FFFFDCh to FFFFFh. Table 11.1 lists the fixed vector table.

Table 11.1 Fixed Vector Table

Interrupt Source	Vector Addresses Address (L) to Address (H)	Remarks	Reference
Undefined instruction	FFFDCh to FFFFDFh		M32C/80 series software manual
Overflow	FFFFE0h to FFFFE3h		
BRK instruction	FFFFE4h to FFFFE7h	If the content of the address FFFFE7h is FFh, the CPU executes from the address stored into software interrupt number 0 in the relocatable vector table.	
Address match	FFFFE8h to FFFFEBh		
_	FFFFECh to FFFFEFh	Reserved space	
Watchdog timer	FFFFF0h to FFFFF3h	These addresses are used for the watchdog timer interrupt, oscillation stop detection interrupt, and Vdet4 detection interrupt.	Reset, clock generation circuit, watchdog timer
_	FFFFF4h to FFFFF7h	Reserved space	
NMI	FFFFF8h to FFFFFBh		
Reset	FFFFCh to FFFFFh		Reset

11.5.2 Relocatable Vector Table

The relocatable vector table occupies 256 bytes beginning from the address set in the INTB register. Tables 11.2 and 11.3 list the relocatable vector table.

Set an even address to the starting address of the vector set in the INTB register to increase the interrupt sequence execution rate.

Table 11.2 Relocatable Vector Tables (1)

Interrupt Source	Vector Table Address Address (L) to Address (H) ⁽¹⁾	Software Interrupt Number	Reference	
BRK instruction ⁽²⁾	+0 to +3 (0000h to 0003h)	0	M32C/80 Series	
Reserved space	+4 to +31 (0004h to 001Fh)	1 to 7	Software Manual	
DMA0	+32 to +35 (0020h to 0023h)	8	DMAC	
DMA1	+36 to +39 (0024h to 0027h)	9		
DMA2	+40 to +43 (0028h to 002Bh)	10		
DMA3	+44 to +47 (002Ch to 002Fh)	11		
Timer A0	+48 to +51 (0030h to 0033h)	12	Timer A	
Timer A1	+52 to +55 (0034h to 0037h)	13		
Timer A2	+56 to +59 (0038h to 003Bh)	14		
Timer A3	+60 to +63 (003Ch to 003Fh)	15		
Timer A4	+64 to +67 (0040h to 0043h)	16		
UART0 transmission, NACK(3)	+68 to +71 (0044h to 0047h)	17	Serial interfaces	
UART0 reception, ACK(3)	+72 to +75 (0048h to 004Bh)	18		
UART1 transmission, NACK(3)	+76 to +79 (004Ch to 004Fh)	19		
UART1 reception, ACK(3)	+80 to +83 (0050h to 0053h)	20		
Timer B0	+84 to +87 (0054h to 0057h)		Timer B	
Timer B1	+88 to +91 (0058h to 005Bh)	22		
Timer B2	+92 to +95 (005Ch to 005Fh)	23		
Timer B3	+96 to +99 (0060h to 0063h)	24		
Timer B4	+100 to +103 (0064h to 0067h)	25		
INT5	+104 to +107 (0068h to 006Bh)	26	Interrupts	
INT4	+108 to +111 (006Ch to 006Fh)	27		
INT3	+112 to +115 (0070h to 0073h)	28		
INT2	+116 to +119 (0074h to 0077h)	29		
INT1	+120 to +123 (0078h to 007Bh)	30		
INT0	+124 to +127 (007Ch to 007Fh)	31		
Timer B5	+128 to +131 (0080h to 0083h)	32	Timer B	
UART2 transmission, NACK(3)	+132 to +135 (0084h to 0087h)	33	Serial interfaces	
UART2 reception, ACK(3)	+136 to +139 (0088h to 008Bh)	34		
UART3 transmission, NACK(3)	+140 to +143 (008Ch to 008Fh)	35		
UART3 reception, ACK(3)	+144 to +147 (0090h to 0093h)	36		
UART4 transmission, NACK(3)	+148 to +151 (0094h to 0097h)	37		
UART4 reception, ACK ⁽³⁾	+152 to +155 (0098h to 009Bh)	38		

- 1. These are the address offset from the base address set in the INTB register.
- 2. The I flag does not disable this interrupt.
- 3. In I^2C mode, NACK, ACK, or start/stop condition detection can be the interrupt sources.

Table 11.3 Relocatable Vector Tables (2)

Interrupt Source	Vector Table Address Address (L) to Address (H) ⁽¹⁾	Software Interrupt Number	Reference
Bus conflict detection, Start condition detection/ Stop condition detection (UART2) ⁽³⁾	+156 to +159 (009Ch to 009Fh)	39	Serial interfaces
Bus conflict detection, Start condition detection/ Stop condition detection (UART3 or UART0) ⁽⁴⁾	+160 to +163 (00A0h to 00A3h)	40	
Bus conflict detection, Start condition detection/ Stop condition detection (UART4 or UART1) ⁽⁴⁾	+164 to +167 (00A4h to 00A7h)	41	
A/D0	+168 to +171 (00A8h to 00ABh)	42	A/D converter
Key input	+172 to +175 (00ACh to 00AFh)	43	Interrupts
Reserved space	+176 to +255 (00B0h to 00FFh)	44 to 63	-
INT instruction ⁽²⁾	+0 to +3 (0000h to 0003h) to +252 to +255 (00FCh to 00FFh)	0 to 63	Interrupts

- 1. These are the address offset from the base address set in the INTB register.
- 2. The I flag does not disable this interrupt.
- 3. In I²C mode, NACK, ACK, or start/stop condition detection can be the interrupt sources.
- 4. The IFSR6 bit in the IFSR register selects either UART0 or UART3. The IFSR7 bit selects either UART1 or UART4.

11.6 Interrupt Request Acknowledgement

Software interrupts occur when their corresponding instructions are executed. The INTO instruction, however, requires the O flag in the FLG register to be 1. Special interrupts occur when their corresponding interrupt requests are generated.

For the peripheral function interrupts to be acknowledged, the following conditions must be met:

- I flag = 1
- IR bit = 1
- Bits ILVL2 to ILVL > IPL

The I flag, IPL, IR bit, and bits ILVL2 to ILVL0 are independent of each other. The I flag and IPL are in the FLG register. The IR bit and bits ILVL2 to ILVL0 are in the Interrupt Control Register.

11.6.1 I Flag and IPL

The I flag enables and disables maskable interrupts. When the I flag is set to 1 (enable), all maskable interrupts are enabled; when the I flag is set to 0 (disable), they are disabled. The I flag is automatically set to 0 after reset.

IPL is 3 bits wide and indicates the Interrupt Priority Level (IPL) from level 0 to level 7. If a requested interrupt has higher priority level than IPL, the interrupt is acknowledged.

Table 11.4 lists interrupt priority levels associated with IPL.

Table 11.4 Interrupt Priority Levels

IPL2 to IPL0	Required Interrupt Priority Levels to Be Acknowledged for Maskable Interrupts
0	Level 1 and above
1	Level 2 and above
2	Level 3 and above
3	Level 4 and above
4	Level 5 and above
5	Level 6 and above
6	Level 7 and above
7	All maskable interrupts are disabled

11.6.2 Interrupt Control Registers and RLVL Register

The Interrupt Control Registers are used to control the peripheral function interrupts. Figures 11.4 and 11.5 show the Interrupt Control Registers. Figure 11.6 shows the RLVL register.




Figure 11.4 Interrupt Control Register (1)




Figure 11.5 Interrupt Control Register (2)

11.6.2.1 Bits ILVL2 to ILVL0


Bits ILVL2 to ILVL0 determine an interrupt priority level. The higher the interrupt priority level is, the higher priority the interrupt has.

When an interrupt request is generated, its interrupt priority level is compared to IPL. This interrupt is enabled only when its interrupt priority level is higher than IPL. When bits ILVL2 to ILVL0 are set to 000b (level 0), the interrupt is disabled.

11.6.2.2 IR Bit

The IR bit is automatically set to 1 (interrupt requested) by hardware when an interrupt request is generated. After an interrupt request is acknowledged and an interrupt sequence in the corresponding interrupt vector is executed, the IR bit is automatically set to 0 (interrupt not requested) by hardware.

The IR bit can be set to 0 by program. Do not set it to 1.



NOTES:

- 1. The MCU exits stop or wait mode when an interrupt priority level of a requested interrupt is higher than a level set using bits RLVL2 to RLVL0. Set bits RLVL2 to RLVL0 to the same value as IPL in the FLG register.
- 2. Do not set both the FSIT and DMAII bits to 1.

 Set either the FSIT bit or the DMAII bit to 1 before setting bits ILVL2 to ILVL0 in the Interrupt Control Register to 111b.
- 3. Only one interrupt can have the interrupt priority level 7 when selecting the high-speed interrupt.
- 4. The DMAII bit is undefined after reset. To use interrupt priority level 7 for an interrupt, set it to 0 before setting the Interrupt Control Register.

Figure 11.6 RLVL Register

11.6.2.3 Bits RLVL2 to RLVL0

When using an interrupt to exit wait mode or stop mode, refer to **9.5.2 Wait Mode** and **9.5.3 Stop Mode** for details.

11.6.3 Interrupt Sequence

The interrupt sequence is performed between an interrupt request acknowledgment and interrupt routine execution.

When an interrupt request is generated while an instruction is being executed, the CPU determines its interrupt priority after the instruction in progress is completed. Then, the CPU starts the interrupt sequence from the following cycle. However, for the SCMPU, SIN, SMOVB, SMOVF, SMOVU, SSTR, SOUT, and RMPA instructions, if an interrupt request is generated while one of these instructions is being executed, the MCU suspends the instruction execution to start the interrupt sequence.

The interrupt sequence is performed as indicated below:

- (1) The CPU obtains the interrupt number by reading the address 000000h (address 000002h for the high-speed interrupt). Then, the corresponding IR bit to the interrupt becomes 0 (interrupt not requested).
- (2) The FLG register value, immediately before the interrupt sequence, is saved to a temporary register⁽¹⁾ in the CPU.
- (3) Each bit in the FLG register becomes as follows:
 - The I flag becomes 0 (interrupt disabled)
 - The D flag becomes 0 (single-step interrupt disabled)
 - The U flag becomes 0 (ISP selected)
- (4) The internal register value (the FLG register value saved in (2)) in the CPU is saved to the stack; or to the SVF register for the high-speed interrupt.
- (5) The PC value is saved to the stack; or to the SVP register for the high-speed interrupt.
- (6) The interrupt priority level of the acknowledged interrupt becomes the IPL level.
- (7) An interrupt vector corresponding to the acknowledged interrupt is stored into PC.

After the interrupt sequence is completed, the CPU executes the instruction from the starting address of the interrupt routine.

NOTE:

1. Temporary register cannot be accessed by users.

11.6.4 Interrupt Response Time

Figure 11.7 shows the interrupt response time. Interrupt response time is the period between an interrupt request generation and the end of an interrupt sequence. Interrupt response time is divided into two phases: the period between an interrupt request generation and the end of the ongoing instruction execution ((a) in Figure 11.7), and the period required to perform the interrupt sequence ((b) in Figure 11.7).




Figure 11.7 Interrupt Response Time

Time (a) varies depending on an instruction being executed. The DIV, DIVX, and DIVU instructions require the longest time (a), which is at the maximum of 42 cycles. Table 11.5 lists time (b).

Table 11.5 Interrupt Sequence Execution Time⁽¹⁾

Interrupts	Execution Time (in terms of CPU clock)
Peripheral function	16 cycles
INT instruction	14 cycles
NMI Watchdog timer Undefined instruction Address match	15 cycles
Overflow	16 cycles
BRK instruction (relocatable vector table)	19 cycles
BRK instruction (fixed vector table)	21 cycles
High-speed interrupt	5 cycles

NOTE:

1. The values when interrupt vectors are allocated in even addresses in the external ROM, and when the external bus cycle is two CPU clock cycles. This does not apply to the high-speed interrupt.

11.6.5 IPL Change when Interrupt Request is Acknowledged

When a peripheral function interrupt request is acknowledged, the priority level for the acknowledged interrupt becomes the IPL level.

Software interrupts and special interrupts have no interrupt priority level. If an interrupt that has no interrupt priority level occurs, the value shown in Table 11.6 becomes the IPL level.

Table 11.6 Interrupts without Interrupt Priority Levels and IPL

Interrupt Source	IPL level
Watchdog timer, NMI, oscillation stop detection, Vdet4 detection	7
Software, address match	Not changed

11.6.6 Saving a Register

In the interrupt sequence, values of the FLG register and PC are saved to the stack.

Figure 11.8 shows the stack states before and after an interrupt request is acknowledged.

The other necessary registers are saved by program at the beginning of the interrupt routine. The PUSHM instruction can save multiple registers⁽¹⁾ in the register bank currently used.

Refer to 11.4 High-Speed Interrupt for the high-speed interrupt.

NOTE:

1. Selectable from registers R0, R1, R2, R3, A0, A1, SB, and FB.




Figure 11.8 Stack States Before and After Acknowledgement of Interrupt Request

11.6.7 Returning from Interrupt Routine

When the REIT instruction is executed at the end of an interrupt routine, the values of the FLG register and PC, which have been saved to the stack before the interrupt sequence is performed, are automatically restored. And then, the program that was running before an interrupt request was acknowledged, resumes its process. The high-speed interrupt uses the FREIT instruction instead. Refer to **11.4 High-Speed Interrupt** for details.

Before executing the REIT or FREIT instruction, use the POPM instruction or the like to restore registers saved by program in the interrupt routine. By executing the REIT or FREIT instruction, register bank is switched back to the bank used immediately before the interrupt sequence.

11.6.8 Interrupt Priority

If two or more interrupt requests are detected at the same sampling points (a timing to detect whether any interrupt request is generated or not), the interrupt with the highest priority is acknowledged.

Set bits ILVL2 to ILVL0 in the Interrupt Control Register to select the given priority level for maskable interrupts (peripheral function interrupts).

Priority levels of special interrupts, such as $\overline{\text{NMI}}$ and watchdog timer interrupt are fixed by hardware. Figure 11.9 shows the priority of hardware interrupts.

The interrupt priority does not affect software interrupts. Executing an instruction for a software interrupt causes the MCU to execute an interrupt routine.




Figure 11.9 Interrupt Priority of Hardware Interrupts

11.6.9 Interrupt Priority Level Select Circuit

The interrupt priority level select circuit selects the highest priority interrupt when two or more interrupt requests are generated at the same sampling point.

Figure 11.10 shows the interrupt priority level select circuit.




Figure 11.10 Interrupt Priority Level Select Circuit

11.7 INT Interrupt

External input to pins $\overline{INT0}$ to $\overline{INT5}$ generate the $\overline{INT0}$ to $\overline{INT5}$ interrupts. \overline{INT} interrupts can select either edge sensitive, which the rising/falling edge triggers an interrupt request, or level sensitive, which an input signal level to the \overline{INTi} pin (i = 0 to 5) triggers an interrupt request.

To use $\overline{\text{INT}}$ interrupts with edge sensitive, set the LVS bit in the INTiIC register to 0 (edge sensitive), and select a rising edge, falling edge, or both edges using the POL bit in the INTiIC register and the IFSRi bit in the IFSR register. When the IFSRi bit is set to 1 (both edges), set the corresponding POL bit to 0 (falling edge). When the selected edge is detected at the $\overline{\text{INTi}}$ pin, the corresponding IR bit becomes 1.

To use $\overline{\text{INT}}$ interrupts with level sensitive, set the LVS bit to 1 (level sensitive) and select either "L" level or "H" level using the POL bit. Also, set the IFSRi bit to 0 (one edge). While the selected level is detected at the $\overline{\text{INTi}}$ pin, the IR bit becomes 1 and remains 1. Therefore, the interrupt requests are generated repeatedly as long as the selected level is detected to the $\overline{\text{INTi}}$ pin. When the input signal is changed to the inactive level, the IR bit becomes 0 by the interrupt request acknowledgement or writing a 0 by program.

Interrupts can be enabled or disabled using bits ILVL2 toILVL0 in the INTiIC register.

Figure 11.11 shows $\overline{\text{INTi}}$ interrupt setting procedures (i = 0 to 5). Figure 11.12 shows the IFSR register.




Figure 11.11 INTi Interrupt Setting Procedures (i = 0 to 5)




Figure 11.12 IFSR Register

11.8 NMI Interrupt

The \overline{NMI} interrupt is non-maskable. The \overline{NMI} interrupt occurs when a signal applied to the P8_5/ \overline{NMI} pin changes from "H" level to "L" level. A read from the P8_5 bit in the P8 register returns the input level of the \overline{NMI} pin. When the \overline{NMI} interrupt is not used, connect the \overline{NMI} pin to VCC1 via a resistor (pull-up). "H" level or "L" level width of the signal applied to the \overline{NMI} pin must be 2 CPU clock cycles + 300 ns or more.

11.9 Key Input Interrupt

The IR bit in the KUPIC register becomes 1 when an falling edge is detected at any of the pins P10_4 to P10_7 set to input mode. The key input interrupt can also be used as key-on wake-up function to exit wait mode or stop mode. To use the key input interrupt, do not use pins P10_4 to P10_7 as A/D input. Figure 11.13 shows a block diagram of the key input interrupt. When an "L" signal is applied to one of the pins P10_4 to P10_7 in input mode, an falling edge detected at the other pins is not recognized as an interrupt request signal.

When the PSC_7 bit in the PSC register is set to 1 (AN_4 to AN_7), the input buffer for ports or the key input interrupt is disconnected. Therefore, the pin level cannot be obtained by reading the Port P10 register in input mode. Also, the IR bit in the KUPIC register does not become 1 even if a falling edge is detected at pins $\overline{\text{K10}}$ to $\overline{\text{K13}}$.




Figure 11.13 Key Input Interrupt

11.10 Address Match Interrupt

The address match interrupt is non-maskable. This interrupt occurs immediately before executing the instruction stored in the address specified by the RMADi register (i=0 to 7). Eight addresses can be set for the address match interrupt. The AIERi bit in the AIER register determines whether the interrupt is enabled or disabled.

Figure 11.14 shows registers associated with the address match interrupt.

Set the starting address of the instruction in the RMADi register. The address match interrupt does not occur if a table data or any address other than the starting address of the instruction is set.




Figure 11.14 RMAD0 to RMAD7 Registers, AIER Register

12. Watchdog Timer

The watchdog timer is used to detect the program running improperly. The watchdog timer contains a 15-bit freerunning counter. If a write to the WDTS register is not performed due to a program running out of control, the freerunning counter underflows, which results in the watchdog timer interrupt generation or the MCU reset. When operating the watchdog timer, write to the WDTS register in a shorter cycle than the watchdog timer cycle in such as the main routine.

Tables 12.1 and 12.2 list specifications of the watchdog timer. Figure 12.1 shows a block diagram of the watchdog timer. Figures 12.2 and 12.3 show registers associated with the watchdog timer.

Table 12.1 Watchdog Timer Specifications (1)

Items	Specifications
Count operation	The free-running counter decrements
Count start condition	Writing to the WDTS register: A write to the WDTS register initializes a free-running counter and the counter decrements from 7FFFh
When underflows	One of the following occurs (selectable using the CM06 bit in the CM0 register): • Watchdog timer interrupt generation ⁽¹⁾ • MCU reset
After underflows	The counter continues decrementing (when the watchdog timer interrupt is selected)
Read from watchdog timer	A read from bit 4 to bit 0 in the WDC register returns bit 14 to bit 10 of the free-running counter

NOTE:

Table 12.2 Watchdog Timer Specifications (2)

Item	Bit Setting and Specifications				
PM22 bit in PM2 register ⁽¹⁾	0	0	0	1	
CM07 bit in CM0 register	0	0	1	_	
WDC7 bit in WDC register	1	0	-	_	
Clock source		On ohin agaillatar			
	Clock divided b	y MCD register	Sub clock	On-chip oscillator	
Prescaler	Divide-by-16	Divide-by-128	Divide-by-2	not available	
Count source for counter	1 fCPU × 16 fCPU × 128		1 fCPU × 2	1 fROC	
Time-out period (formula) ⁽²⁾	1 fCPU × 524288	1 fCPU × 4194304	1 fCPU × 65536	1 fROC × 32768	
Time-out period (reference)	Approx. 16.4 ms fCPU = 32 MHz	Approx. 131.1 ms fCPU = 32 MHz	Approx. 2 s fCPU = 32 kHz	Approx. 32.8 ms fROC = 1 MHz	
Operation in wait mode, stop mode, and hold state	Stops		Operates ⁽³⁾		

^{-:} either 0 or 1

fCPU: CPU clock frequency

fROC: On-chip oscillator clock frequency

- 1. Once the PM22 bit is set to 1, it cannot be set to 0 by program.
- 2. Difference between the calculation result and actual period can be one count source cycle of the counter.
- 3. A write to the CM10 bit in the CM1 register is disabled. Writing a 1 has no effect and the MCU does not enter stop mode. The watchdog timer interrupt cannot be used to exit wait mode.

^{1.} The watchdog timer shares the same vector with the oscillation stop detection interrupt and Vdet4 detection interrupt. When using the watchdog timer interrupt simultaneously with these interrupts, determine whether the watchdog timer interrupt is generated by reading the D43 bit in the D4INT register in the interrupt rouine.





Figure 12.1 Watchdog Timer Block Diagram



- 1. Set the CM0 register after the PRC0 bit in the PRCR register is set to 1 (write enable).
- 2. The BCLK, ALE, or "L" signal is output from the P5_3 pin in microprocessor mode. The P5_3 does not function as an I/O port.
- 3. fC32 does not stop running.
- 4. To set the CM04 bit to 1, set bits PD8_7 and PD8_6 in the PD8 register to 00b (ports P8_6 and P8_7 in input mode) and the PU25 bit in the PUR2 register to 0 (no pull-up).
- 5. The CM05 bit stops the main clock oscillation when entering low-power consumption mode or on-chip oscillator low-power consumption mode. The CM05 bit cannot be used to determine whether the main clock stops or not. To stop the main clock oscillation, set the PLC07 bit in the PLC0 register to 0 and the CM05 bit to 1 after setting the CM07 bit to 1 or setting the CM21 bit in the CM2 register to 1 (on-chip oscillator clock).
 - When the CM05 bit is set to 1, the XOUT pin outputs "H". Since an on-chip feedback resistor remains ON, the XIN pin is pulled up to the XOUT pin via the feedback resistor.
- 6. When the CM05 bit is set to 1, bits MCD4 to MCD0 in the MCD register become 01000b (divide-by-8 mode). In on-chip oscillator mode, bits MCD4 to MCD0 do not become 01000b even if the CM05 bit is set to 1.
- 7. Once the CM06 bit is set to 1, it cannot be set to 0 by program.
- 8. Change the CM07 bit setting from 0 to 1, after the CM04 bit is set to 1 and the sub clock oscillation stabilizes. Change the CM07 bit setting from 1 to 0, after the CM05 bit is set to 0 and the main clock oscillation stabilizes. Do not change the CM07 bit simultaneously with the CM04 or CM05 bit.
- 9. If the PM21 bit in the PM2 register is set to 1 (disables a clock change), a write to bits CM02, CM05, and CM07 has no effect.
- 10. When stop mode is entered, the CM03 bit becomes 1.

Figure 12.2 CM0 Register




Figure 12.3 WDC Register, WDTS Register

13. DMAC

DMAC allows data to be sent to and from memory without involving the CPU. The M32C/8A Group has four DMAC channels. DMAC transfers a 8- or 16-bit data from a source address to a destination address for each transfer request. DMA0 and DMA1 must be prioritized when using DMAC. DMA2 and DMA3 share the registers with the high-speed interrupts. The high-speed interrupts cannot be used when three or more DMAC channels are used.

The CPU and DMAC use the same data bus, but DMAC has a higher bus access privilege than the CPU. DMAC employing the cycle-steal method enables a high-speed operation from a transfer request to a completion of 16-bit (word) or 8-bit (byte) data transfer.

Figure 13.1 shows a mapping of DMAC-associated registers. Table 13.1 lists specifications of DMAC. Figures 13.2 to 13.6 show DMAC-associated registers. Figures 13.7 and 13.8 show register settings.

Because the registers shown in Figure 13.1 are allocated in the CPU, use the LDC instruction to set the registers.

To set registers DCT2, DCT3, DRC2, DRC3, DMA2, and DMA3, set the B flag to 1 (register bank 1) and write to registers R0 to R3, A0, and A1 with the MOV instruction.

 $To \ set \ registers \ DSA2 \ and \ DSA3, \ set \ the \ B \ flag \ to \ 1 \ and \ write \ to \ registers \ SB \ and \ FB \ with \ the \ LDC \ instruction.$

To set registers DRA2 and DRA3, write to registers SVP and VCT with the LDC instruction.




Figure 13.1 Register Mapping for DMAC

A software trigger or an interrupt request generated by individual peripheral functions can be the DMA transfer request source. Bits DSEL 4 to DSEL0 in the DMiSL register determine which source is selected. When a software trigger is selected, a DMA transfer is started by setting the DSR bit in the DMiSL register to 1. When a peripheral function interrupt request is selected, a DMA transfer is started by an interrupt request occurrence. The DMA transfer is performed even if interrupts are disabled by the I flag, IPL, or Interrupt Control Register, since DMAC is free from these affects. When an interrupt request (DMA request) is generated, the IR bit in the Interrupt Control Register becomes 1. The IR bit, however, does not become 0 even if the DMA transfer is performed.

Table 13.1 DMAC Specifications

	Item	Specification			
Number of Channels		4 channels (cycle-steal method)			
Transfer memory space		From a given address in a 16-Mbyte space to a fixed address in a 16-Mbyte space From a fixed address in a 16-Mbyte space to a given address in a 16-Mbyte space			
Maximum byt	tes transferred	128 Kbytes (when a 16-bit data is transferred) 64 Kbytes (when an 8-bit data is transferred)			
DMA request source		Falling edge or both edges of signals applied to pins INT0 to INT3 Timer A0 to A4 interrupt requests Timer B0 to B5 interrupt requests UART0 to UART4 transmit and receive interrupt requests A/D0 interrupt request Software trigger			
Channel prior	rity	DMA0 > DMA1 > DMA2 > DMA3 (DMA0 has the highest priority)			
Transfer unit		8 bits, 16 bits			
Transfer address		Fixed address: one specified address Incremented address: address which is incremented by a transfer unit on each successive access. (Source address and destination address cannot be both fixed nor both incremented.)			
Transfer	Single transfer	Transfer is completed when the DCTi register (i = 0 to 3) becomes 0000h			
mode	Repeat transfer	When the DCTi register becomes 0000h, values of the DRCi register are reloaded into the DCTi register and the DMA transfer continues.			
DMA interrup generation tir		When the DCTi register becomes from 0001h to 0000h, a DMA interrupt request is generated.			
DMA startup	Single transfer	DMAC starts a data transfer when a DMA request is generated after bits MDi1 and MDi0 in the DMDj register (j = 0 to 1) are set to 01b (single transfer), while the DCTi register is set to 0001h or higher value.			
	Repeat transfer	DMAC starts a data transfer when a DMA request is generated after bits MDi1 and MDi0 are set to 11b (repeat transfer), while the DCTi register is set to 0001h or higher value.			
DMA stop	Single transfer	When bits MDi1 and MDi0 are set to 00b (DMA disabled) DMAC stops when the DCTi register becomes 0000h (0 DMA transfer) by a DMA transfer completion or by writing.			
	Repeat transfer	When bits MDi1 and MDi0 are set to 00b (DMA disabled) DMAC stops when the DCTi register becomes 0000h (0 DMA transfer) by a DMA transfer completion or writing and the DRCi register is 0000h.			
Reload timing to registers DCTi and DMAi		Values are reloaded when the DCTi register becomes from 0001h to 0000h in repeat transfer mode.			
DMA transfer	time	Between SFR area and internal RAM transfer: minimum 3 bus clock cycles			
		-5			





Figure 13.2 DM0SL to DM3SL Registers

Table 13.2 DMiSL Register (i = 0 to 3) Function

	Sett	ing ∖	/alue)		DMA Re	equest Source		
b4	b3	b2	b1	b0	DMA0 DMA1 DMA2 DMA3				
0	0	0	0	0	Software trigger	l	· ·	-	
0	0	0	0	1	Falling edge of INT0	Falling edge of INT1	Falling edge of INT2	Falling edge of INT3 ⁽¹⁾	(Note
0	0	0	1	0	Both edges of INT0	Both edges of INT1	Both edges of INT2	Both edges of INT3 ⁽¹⁾	(Note
0	0	0	1	1	Timer A0 interrupt request				
0	0	1	0	0	Timer A1 interrupt request				
0	0	1	0	1	Timer A2 interrupt request				
0	0	1	1	0	Timer A3 interrupt request				
0	0	1	1	1	Timer A4 interrupt request				
0	1	0	0	0	Timer B0 interrupt request				
0	1	0	0	1	Timer B1 interrupt request				
0	1	0	1	0	Timer B2 interrupt request				
0	1	0	1	1	Timer B3 interrupt request				
0	1	1	0	0	Timer B4 interrupt request				
0	1	1	0	1	Timer B5 interrupt request				
0	1	1	1	0	UART0 transmit interrupt re-	quest			
0	1	1	1	1	UART0 receive interrupt or	ACK interrupt request ⁽³⁾			
1	0	0	0	0	UART1 transmit interrupt re-	quest			
1	0	0	0	1	UART1 receive interrupt or	ACK interrupt request ⁽³⁾			
1	0	0	1	0	UART2 transmit interrupt re-	quest			
1	0	0	1	1	UART2 receive interrupt or	ACK interrupt request ⁽³⁾			
1	0	1	0	0	UART3 transmit interrupt re-	quest			
1	0	1	0	1	UART3 receive interrupt or	ACK interrupt request ⁽³⁾			
1	0	1	1	0	UART4 transmit interrupt re-	quest			
1	0	1	1	1	UART4 receive interrupt or	ACK interrupt request ⁽³⁾			
1	1	0	0	0	A/D0 interrupt request				

- 1. When the INT3 pin is used for data bus in microprocessor mode, a DMA3 interrupt request cannot be generated by an input signal to the INT3 pin.
- 2. The falling edge or both edges of input signal to the INTi pin can be a DMA request source. It is not affected by the INT interrupts (bits POL and LVS in the INTiIC register, the IFSR register) and vice versa.
- 3. To switch between the UARTj receive interrupt and ACK interrupt (j = 0 to 4), use the IICM bit in the UiSMR register and IICM2 bit on the UiSMR2 register. To use the ACK interrupt, set the IICM bit to 1 (I²C mode) and the IICM2 bit to 0 (NACK/ACK interrupt).


DMAi Memory Address Register (i = 0 to 3)



NOTES:

- 1. When the RWk bit (k = 0 to 3) in the DMDj register (j = 0, 1) is set to 0 (fixed address to incremented address), a destination address is selected. When the RWk bit is set to 1 (incremented address to fixed address), a source address is selected.
- 2. Use the LDC instruction to set registers DMA0 and DMA1.
- 3. To set the DMA2 register, set the B flag in the FLG register to 1 (register bank 1) and write to the A0 register.
- 4. To set the DMA3 register, set the B flag to 1 and write to the A1 register.


DMAi SFR Address Register (i = 0 to 3)



- 1. When the RWk bit (k = 0 to 3) in the DMDj register (j = 0, 1) is set to 0 (fixed address to incremented address), a source address is selected. When the RWk bit is set to 1 (incremented address to fixed address), a destination address is selected.
- 2. Use the LDC instruction to set registers DSA0 and DSA1.
- 3. To set the DSA2 register, set the B flag in the FLG register to 1 (register bank 1) and write to the SB register using the LDC instruction.
- 4. To set the DSA3 register, set the B flag to 1 and write to the FB register using the LDC instruction.

Figure 13.3 DMA0 to DMA3 Registers, DSA0 to DSA3 Registers


DMAi Memory Address Reload Register⁽¹⁾ (i = 0 to 3)



NOTES:

- 1. Use the LDC instruction to set registers DRA0 to DRA3.
- 2. To set the DRA2 register, write to the SVP register.
- 3. To set the DRA3 register, write to the VCT register.


DMAi Transfer Count Register (i = 0 to 3)



NOTES:

- 1. When the DCTi register is set to 0000h, no data transfer occurs regardless of a DMA request generation.
- 2. Use the LDC instruction to set registers DCT0 and DCT1.
- 3. To set the DCT2 register, set the B flag in the FLG register to 1 (register bank 1) and write to the R0 register.
- 4. To set the DCT3 register, set the B flag to 1 and write to the R1 register.

DMAi Transfer Count Reload Register (i = 0 to 3)



- 1. Use the LDC instruction to set registers DRC0 and DRC1.
- 2. To set the DRC2 register, set the B flag in the FLG register to 1 (register bank 1) and write to the R2 register.
- 3. To set the DRC3 register, set the B flag to 1 and write to the R3 register.

Figure 13.4 DRA0 to DRA3 Registers, DCT0 to DCT3 Registers, DRC0 to DRC3 Registers




Figure 13.5 DMD0 Register




Figure 13.6 DMD1 Register




Figure 13.7 Register Settings When Using DMA0 or DMA1




Figure 13.8 Register Settings When Using DMA2 or DMA3

13.1 Transfer Cycles

The transfer cycle is composed of bus cycles to read data from source address (source read) and bus cycles to write data to destination address (destination write). The number of read and write bus cycles depends on the locations of source and destination addresses. In microprocessor mode, the number of read and write bus cycles also depends on DS register setting. Software wait state insertion and the \overline{RDY} signal can extend a bus cycle.

13.1.1 Effect of Source and Destination Addresses

When a 16-bit data is transferred with a 16-bit data bus and a source address starts with an odd address, the source-read cycle is added by one bus cycle, compared to a source address starting with an even address.

When a 16-bit data is transferred with a 16-bit data bus and a destination address starts with an odd address, the destination-write cycle is added by one bus cycle, compared to a destination address starting with an even address.

13.1.2 Effect of the DS Register

In an external space in microprocessor mode, the transfer cycle varies depending on the data bus width of the source and destination addresses. See **Figure 8.1** for details about the DS register.

- When a 16-bit data is transferred accessing both source address and destination address with an 8-bit data bus (the DSi bit in the DS register is set to 0 (i = 0 to 3)), an 8-bit data will be transferred twice. Therefore, two bus cycles are required for reading and another two bus cycles for writing.
- When a 16-bit data is transferred accessing a source address with an 8-bit data bus (the DSi bit is set to 0) and a destination address with a 16-bit data bus, an 8-bit data will be read twice but be written once as 16-bit data. Therefore, two bus cycles are required for reading and one bus cycle for writing.
- When a 16-bit data is transferred accessing a source address with a 16-bit data bus (the DSi bit is set to 1) and a destination address with an 8-bit data bus, a 16-bit data will be read once and an 8-bit data will be written twice. Therefore, one bus cycle is required for reading and two bus cycles for writing.

13.1.3 Effect of Software Wait State

When accessing the SFR area or memory space that require wait states, the number of bus clocks (BCLK) is increased by software wait states.

13.1.4 Effect of the RDY Signal

In microprocessor mode, the \overline{RDY} signal affects a bus cycle if a source address or destination address is in an external space. Refer to **8.2.6** \overline{RDY} Signal for details.

13.2 DMA Transfer Time

The DMA transfer time can be calculated as follows. (in terms of bus clock)

Table 13.3 lists the number of the source read cycle and destination write cycle. Table 13.4 lists coefficient j, k (the number of bus clock).

Transfer time = source read bus cycle \times j + destination write bus cycle \times k

Table 13.3 Source Read Cycle and Destination Write Cycle

Transfer Unit	Bus Width	Access Address	Accessing Internal Space		Accessing External Space	
	Bus Width		Read Cycle	Write Cycle	Read Cycle	Write Cycle
8-bit transfer	16 bits	Even	1	1	1	1
(BWi bit in the DMDp register = 0)		Odd	1	1	1	1
register = 0)	8 bits	Even	-	-	1	1
		Odd	-	-	1	1
16-bit transfer	16 bits	Even	1	1	1	1
(BWi bit $= 1$)		Odd	2	2	2	2
	8 bits Even	Even	-	-	2	2
		Odd	-	-	2	2

i=0 to 3, p=0 and 1

Table 13.4 Coefficient j, k

Internal Space			External Space
Internal RAM	Internal RAM	SFR area	j and k BCLK cycles shown in Table 8.6 (j, k = 2 to 9).
with no wait state j=1 k=1	with wait state j=2 k=2	j=2 k=2	Add one cycle to j or k cycles when inserting a recovery cycle

13.3 Channel Priority and DMA Transfer Timing

When multiple DMA requests are generated in the same sampling period (between a falling edge of the BCLK and the next falling edge), the corresponding DRQ bits in the DMiSL register (i = 0 to 3) are set to 1 (requested) simultaneously. Channel priority in this case is: DMA0 > DMA1 > DMA2 > DMA3. Leave the following period between each DMA transfer request generation on the same channel.

DMA request interval ≥ (number of channels set for DMA transfer - 1) x 5 BCLK cycles

Described in the following is the operation when DMA0 and DMA1 requests are generated in the same sampling period. Figure 13.9 shows an example of DMA transfers triggered by the INT interrupts.

In Figure 13.9, DMA0 and DMA1 requests are generated simultaneously. A DMA0 request having higher priority is acknowledged first to start a transfer. After one DMA0 transfer is completed, the DMAC returns ownership of the bus to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, bus ownership is again returned to the CPU.

DMA requests cannot be counted up since each channel has one DRQ bit. Even if multiple DMA1 requests are generated before receiving bus ownership as shown in Figure 13.9, the DRQ bit is set to 0 as soon as bus ownership is acquired. Bus ownership is returned to the CPU after one transfer is completed.




Figure 13.9 DMA Transfers Triggered by INT Interrupt Requests

14. DMACII

DMACII performs memory-to-memory transfer, immediate data transfer, and calculation transfer which transfers a result of the addition of two data. DMACII transfer occurs in response to interrupt requests from the peripheral functions.

Table 14.1 lists specifications of DMACII.

Table 14.1 DMACII Specifications

Item	Specification
DMACII request source	Interrupt requests generated by any peripheral functions with bits ILVL2 to ILVL0 in the Interrupt Control Register set to 111b (level 7)
Transfer data	 Data in a memory location is transferred to another memory location (memory-to-memory transfer) Immediate data is transferred to a memory location (immediate data transfer) Data in a memory location (or immediate data) + data in another memory location is transferred to the other memory location (calculation transfer)
Transfer unit	8 bits or 16 bits
Transfer space	64-Kbyte space in addresses 00000h to 0FFFFh ⁽¹⁾⁽²⁾
Transfer address	Fixed address: one specified address Incremented address: address which is incremented by the transfer unit on each successive access. (Selectable for source address and destination address individually)
Transfer mode	Single transfer, burst transfer, multiple transfer
Chain transfer function	Address indicated by an interrupt vector for DMACII index is replaced when a transfer counter reaches zero
End-of-transfer interrupt	Interrupt occurs when a transfer counter reaches zero

NOTES:

- 1. When a destination address is 0FFFFh and a 16-bit data is transferred, it is transferred to addresses 0FFFFh and 10000h. Likewise, when a source address is 0FFFFh, a 16-bit data in addresses 0FFFFh and 10000h is transferred to a given destination address.
- 2. The actual transferable space varies depending on internal RAM capacity.


14.1 DMACII Settings

Set up the following registers and tables to activate DMACII.

- RLVL register
- DMACII Index
- Interrupt Control Register of the peripheral functions triggering DMACII requests
- The relocatable vector table of the peripheral functions triggering DMACII requests

14.1.1 RLVL Register

When the DMAII bit is set to 1 (interrupt priority level 7 is used for DMACII transfer) and the FSIT bit to 0 (interrupt priority level 7 is used for normal interrupt), DMACII is activated by an interrupt request from any peripheral functions with bits ILVL2 to ILVL0 in the Interrupt Control Register set to 111b (level 7). Figure 14.1 shows the RLVL register.



NOTES:

- The MCU exits stop or wait mode when an interrupt priority level of a requested interrupt is higher than a level set using bits RLVL2 to RLVL0. Set bits RLVL2 to RLVL0 to the same value as IPL in the FLG register.
 Do not set both the FSIT and DMAII bits to 1.
- Set either the FSIT bit or the DMAII bit to 1 before setting bits ILVL2 to ILVL0 in the Interrupt Control Register to 111b.
- 3. Only one interrupt can have the interrupt priority level 7 when selecting the high-speed interrupt.
- 4. The DMAII bit is undefined after reset. To use interrupt priority level 7 for an interrupt, set it to 0 before setting the Interrupt Control Register.

Figure 14.1 RLVL Register

14.1.2 DMACII Index

The DMACII index is an 8- to 32-byte data table, which stores parameters for transfer mode, transfer counter, source address (or immediate data), operation address as an address to be calculated, destination address, chain transfer address, and end-of-transfer interrupt address.

The DMACII index must be located on the RAM area.

Figure 14.2 shows a configuration of the DMACII index. Table 14.2 lists an example configuration of the DMACII index.




Figure 14.2 DMACII Index

Details of the DMACII index are described below. Set these parameters in the specified order listed in Table 14.2, depending on DMACII transfer mode.

• Transfer mode (MOD)

MOD is two-byte data and required to set transfer mode. Figure 14.3 shows a configuration for transfer mode.

• Transfer counter (COUNT)

COUNT is two-byte data and required to set the number of transfer.

• Transfer source address (SADR)

SADR is two-byte data and required to set a source memory address or immediate data.

Operation address (OADR)

OADR is two-byte data and required to set a memory address to be calculated. Set this data only when using the calculation transfer function.

• Transfer destination address (DADR)

DADR is two-byte data and required to set a destination memory address.

• Chain transfer address (CADR)

CADR is four-byte data and required to set the starting address of the DMACII index for the next transfer. Set this data only when using the chain transfer function.

• End-of-transfer interrupt address (IADR)

IADR is four-byte data and required to set a jump address for end-of-transfer interrupt processing. Set this data only when using the end-of-transfer interrupt.

The abbreviations shown in parentheses() for each parameter are used in this section.

Table 14.2 DMACII Index Configuration in Transfer Mode

Transfer data	Memory-to-Memory Transfer/ Immediate Data Transfer		Calculation Transfer				Multiple Transfer		
Chain transfer	Not used	Used	Not used	Used	Not used	Used	Not used	Used	Cannot used
End-of- Transfer Interrupt	Not used	Not used	Used	Used	Not used	Not used	Used	Used	Cannot used
DMAC II index	MOD	MOD	MOD	MOD	MOD	MOD	MOD	MOD	MOD
	COUNT	COUNT	COUNT	COUNT	COUNT	COUNT	COUNT	COUNT	COUNT
	SADR	SADR	SADR	SADR	SADR	SADR	SADR	SADR	SADR1
	DADR	DADR	DADR	DADR	OADR	OADR	OADR	OADR	DADR1
	8 bytes	CADR0	IADR0	CADR0	DADR	DADR	DADR	DADR	
		CADR1	IADR1	CADR1	10 bytes	CADR0	IADR0	CADR0	
		12 bytes	12 bytes	IADR0		CADR1	IADR1	CADR1	SADRi
				IADR1		14 bytes	14 bytes	IADR0	DADRi
				16 bytes				IADR1	i = 1 to 7 max. 32 bytes
								18 bytes	(when i = 7)




Figure 14.3 MOD

14.1.3 Interrupt Control Register for the Peripheral Function

To use the peripheral function interrupt as a DMACII request source, set bits ILVL2 to ILVL0 to 111b (level 7).

14.1.4 Relocatable Vector Table for the Peripheral Function

Set the starting address of the DMACII index in an interrupt vector for the peripheral function interrupt used as a DMACII request source. When using the chain transfer, the relocatable vector table must be located in the RAM.

14.2 DMACII Performance

The DMACII function is selected by setting the DMAII bit to 1 (interrupt priority level 7 is used for DMACII transfer). DMACII transfer request is generated by interrupt requests from any peripheral function with bits ILVL2 to ILVL0 set to 111b (level 7). These peripheral function interrupt requests are used as DMACII transfer requests and the peripheral function interrupts cannot be used.

When an interrupt request with bits ILVL2 to ILVL0 set to 111b (level 7) is generated, DMACII is activated regardless of the I flag and IPL settings.

14.3 Transfer Data

DMACII transfers data in 8-bit unit or 16-bit unit.

- Memory-to-memory transfer: data is transferred from a given memory location in the 64-Kbyte space (addresses 00000h to 0FFFFh) to another given memory location in the same space.
- Immediate data transfer: immediate data is transferred to a given memory location in the 64-Kbyte space.
- Calculation transfer: two 8-bit or two 16-bit data are added together and the result is transferred to a given memory location in the 64-Kbyte space.

When a 16-bit data is transferred to a destination address 0FFFFh, it is transferred to addresses 0FFFFh and 10000h. Likewise, when a source address is 0FFFFh, a 16-bit data in addresses 0FFFFh and 10000h is transferred to a given destination address.

The actual transferable space varies depending on internal RAM capacity. Refer to **Figure 3.1** for the internal memory.

14.3.1 Memory-to-memory Transfer

Data transfer between any two memory locations in the 64-Kbyte space can be:

- a transfer from a fixed address to another fixed address;
- a transfer from a fixed address to an incremented address;
- a transfer from an incremented address to a fixed address;
- a transfer from an incremented address to another incremented address.

When an incremented address is selected, DMACII increments an address after every transfer for the following transfer. In a 8-bit data transfer, a transfer address is incremented by one. In a 16-bit data transfer, a transfer address is incremented by two.

When a source or destination address exceeds 0FFFFh as a result of address incrementation, the source or destination address returns to 00000h and continues incrementation. Maintain source and destination address at 0FFFFh or below.

14.3.2 Immediate Data Transfer

DMACII transfers immediate data to a given memory location. A fixed or incremented address can be selected as a destination address. Store immediate data into SADR. To transfer an 8-bit immediate data, write data in the low-order byte of SADR. (The high-order byte is ignored.)

14.3.3 Calculation Transfer

After two memory data, or an immediate data and a memory data, are added together, DMACII transfers the calculated result to a given memory location. Set a memory address or immediate data to be calculated in SADR. Set another memory address to be calculated in OADR. To use a "memory + memory" calculation transfer, a fixed or incremented address can be selected as a source or destination address. If a source address is incremented, an operation address also becomes incremented. To use an "immediate data + memory" calculation transfer, a fixed or incremented address can be selected as a destination address.

14.4 Transfer Modes

In DMACII, a single transfer, burst transfer, and multiple transfer are available. The BRST bit in MOD selects either a single transfer or burst transfer, and the MULT bit in MOD selects a multiple transfer. COUNT determines how many transfers occur. No transfer occurs when COUNT is set to 0000h.

14.4.1 Single Transfer

For one transfer request, DMACII transfers an 8-bit or 16-bit data once. When an incremented address is selected for a source or destination address, DMACII increments the address after every transfer for the following transfer.

COUNT is decremented every time a transfer occurs. If using the end-of-transfer interrupt, an interrupt occurs when COUNT reaches zero.

14.4.2 Burst Transfer

For one transfer request, DMACII continuously transfers data the number of times determined by COUNT. COUNT is decremented every time DMACII transfers one transfer unit, and when it reaches zero, a burst transfer is completed. If using the end-of-transfer interrupt, an interrupt occurs at the end of the burst transfer. While the burst transfer is taking place, no interrupt can be acknowledged.

14.4.3 Multiple Transfer

When using the multiple transfer, select the memory-to-memory transfer. For one transfer request, DMACII transfers data multiple times. Bits CNT2 to CNT0 in MOD selects the number of transfers from 001b (once) to 111b (7 times). Do not set bits CNT2 to CNT0 to 000b.

Source and destination addresses enough for all transfers must be allocated alternately in addresses following MOD and COUNT in DMACII index.

While the transfers are taking place the number of times set using bits CNT2 to CNT0, no interrupt can be acknowledged. When the multiple transfer is selected, a calculation transfer, burst transfer, chain transfer, and end-of-transfer interrupt cannot be used.

14.5 Chain Transfer

The chain transfer can be selected with the CHAIN bit in MOD.

The chain transfer is performed as follows.

- (1) Transfer occurs in response to an interrupt request from a peripheral function and is performed according to the contents of the DMACII index at the address specified by the interrupt vector. For one transfer request, either a single transfer or burst transfer selected by the BRST bit in MOD occurs.
- (2) When COUNT reaches zero, the interrupt vector in (1) is replaced with the address written in CADR1 and CADR0. The end-of-transfer interrupt occurs after the replacement, if the INTE bit in MOD is set to 1.
- (3) When the next DMACII transfer request is generated, the transfer is performed according to the contents of the DMACII index specified by the interrupt vector which has been replaced in (2).

Figure 14.4 shows the relocatable vector and DMACII index when using the chain transfer. For the chain transfer, the relocatable vector table must be located in the RAM.




Figure 14.4 Relocatable Vector and DMACII Index When using the Chain Transfer

14.6 End-of-Transfer Interrupt

The end-of-transfer interrupt can be selected with the INTE bit in MOD. Set the starting address of the end-of-transfer interrupt routine in IADR1 and IADR0. The end-of-transfer interrupt occurs when COUNT reaches zero.

14.7 Execution Time

DMACII execution time is calculated by the following equations (single-speed mode):

```
Multiple transfers: t [bus clock] = 21+ (11 + b + c) × k

Other than multiple transfers: t [bus clock] = 6 + (26 + a + b + c + d) × m + (4 + e) × n

a: If IMM = 0 (source is immediate data), a = 0; if IMM = 1 (source is data in memory location), a = -1.

b: If UPDS = 1 (source address is incremented), b = 0; if UPDS = 0 (source address is fixed), b = 1.

c: If UPDD = 1 (destination address is incremented), c = 0; if UPDD = 0 (destination address is fixed), c = 1.

d: If OPER = 0 (calculation function is not selected), d = 0;
 if OPER = 1 (calculation function is selected) and UPDS = 0 (source is immediate data or fixed address in memory location), d = 7;
 if OPER = 1 (calculation function is selected) and UPDS = 1 (source is incremented address in memory location), d = 8.

e: If CHAIN = 0 (chain transfer is not selected), e = 0; if CHAIN = 1 (chain transfer is selected), e = 4.

m: If BRST = 0 (single transfer), m = 1; if BRST = 1 (burst transfer), m = a value set in COUNT.

n: If COUNT = 1, n = 0; if COUNT = 2 or more, n = 1.

k: The number of transfers set in bits CNT2 to CNT0 in MOD.
```

The above equations are approximations. The execution time varies depending on CPU state, bus wait states, and DMACII index allocation.

The first instruction of the end-of-transfer interrupt routine is executed in the eighth bus clock after the DMACII transfer is completed.




Figure 14.5 Transfer Time

When a DMACII transfer request is generated simultaneously with another request having a higher priority (e.g., NMI or watchdog timer), the interrupt with higher priority is acknowledged first, and the pending DMACII transfer starts after the interrupt sequence of the higher priority interrupt has been completed.

M32C/8A Group 15. Timers

15. Timers

The M32C/8A Group has eleven 16-bit timers, and they are separated into five timer A and six timer B based on their functions. Individual timers function independently. The count source for each timer is used to operate the timer for counting and reloading, etc.

Figures 15.1 and 15.2 show block diagrams of timer A and timer B configurations.




Figure 15.1 Timer A Configuration

M32C/8A Group 15. Timers




Figure 15.2 Timer B Configuration

15.1 Timer A

Timer A contains the following four modes. Except in event counter mode, all timers A0 to A4 have the same functionality. Bits TMOD1 and TMOD0 in the TAiMR register (i = 0 to 4) determine which mode is used.

- Timer mode: The timer counts the internal count source.
- Event counter mode: The timer counts overflow/underflow signal of another timer or the external pulses.
- One-shot timer mode: The timer operates only once for one trigger.
- Pulse width modulation mode: The timer continuously outputs given pulse widths.

Figure 15.3 shows a block diagram of timer A. Figures 15.4 to 15.13 show the registers associated with timer A. Table 15.1 lists TAiOUT pin settings to use in output mode. Table 15.2 lists TAiIN and TAiOUT pin settings to use in input mode.




Figure 15.3 Timer A Block Diagram




Figure 15.4 TCSPR Register





Figure 15.5 TA0MR to TA4MR Registers in Timer Mode



NOTES

- 1. Bits TAiTGH and TAiTGL in the ONSF or TRGSR register determine a count source in event counter mode.
- 2. The MR1 bit is enabled only when counting external signals.
- 3. The counter decrements when an "L" signal is applied to the TAiOUT pin. The counter increments when an "H" signal is applied to the TAiOUT pin.
- 4. The TCK1 bit is enabled only in the TA3MR register. The TCK1 bit in registers TA0MR to TA2MR and TA4MR are disabled.
- 5. For two-phase pulse signal processing, set the TAjP bit in the UDF register (j = 2 to 4) to 1 (two-phase pulse signal processing function enabled). Also, set bits TAjTGH and TAjTGL in the TRGSR register to 00b (input to the TAjIN pin).

Figure 15.6 TA0MR to TA4MR Registers in Event Counter Mode




Figure 15.7 TA0MR to TA4MR Registers in One-Shot Timer Mode





Figure 15.8 TA0MR to TA4MR Registers in Pulse Width Modulation Mode




fj: f1, f8, f2n, fC32

NOTES:

- 1. Read and write this register in 16-bit units.
- 2. The TAi register counts external pulses or another timer overflows or underflows.
- 3. Read-modify-write instructions cannot be used to set the TAi register. Refer to Usage Notes for details. 4. When the TAi register is set to 0000h, the counter does not start and a timer Ai interrupt request is not generated.
- 5. When the TAi register is set to 0000h, the pulse width modulator does not operate and the TAiOUT pin output is held "L". A timer Ai interrupt request is not generated. When the TAi register is set to FFFFh, the pulse width modulator does not operate and the TAiOUT pin output is held "H". A timer Ai interrupt request is not generated.
- 6. When 8 high-order bits are set to 00h, the pulse width modulator does not operate and the TAiOUT pin output is held "L". A timer Ai interrupt request is not generated. When 8 high-order bits are set to FFh, the pulse width modulator does not operate and the TAiOUT pin output is held "H". A timer Ai interrupt request is not generated.

Figure 15.9 **TA0 to TA4 Registers**



1 Re:

- 1. Read-modify-write instructions cannot be used to set the UDF register. Refer to Usage Notes for details.
- 2. This bit is enabled when the MR2 bit in the TAiMR register (i = 0 to 4) is set to 0 (the UDF register causes increment/decrement switching) in event counter mode.
- 3. Set these bits to 0 when not using the two-phase pulse signal processing function.

Figure 15.10 UDF Register




Figure 15.11 TRGSR Register




Figure 15.12 TABSR Register




Figure 15.13 ONSF Register

Table 15.1 TAiOUT Pin Settings in Output Mode (i = 0 to 4)

			Bit Setting	
Pin	Function	PSC Register	PSL1, PSL2 Registers	PS1, PS2 Registers ⁽¹⁾
P7_0 ⁽²⁾	TA0OUT	_	PSL1_0 = 1	PS1_0 = 1
P7_2	TA1OUT	_	PSL1_2 = 1	PS1_2 = 1
P7_4	TA2OUT	PSC_4 = 0	PSL1_4 = 0	PS1_4 = 1
P7_6	TA3OUT	_	PSL1_6 = 1	PS1_6 = 1
P8_0	TA4OUT	_	PSL2_0 = 0	PS2_0 = 1

NOTES:

- 1. Set registers PS1and PS2 after setting registers PSC, PSL1, and PSL2.
- 2. P7_0 is an N-channel open drain output port.

Table 15.2 TAilN and TAiOUT Pin Settings in Input Mode (i = 0 to 4)

		Bit Setting			
Pin Function		PD7, PD8 Registers	PS1, PS2 Registers		
P7_0	TA0OUT	PD7_0 = 0	PS1_0 = 0		
P7_1	TA0IN	PD7_1 = 0	PS1_1 = 0		
P7_2	TA1OUT	PD7_2 = 0	PS1_2 = 0		
P7_3	TA1IN	PD7_3 = 0	PS1_3 = 0		
P7_4	TA2OUT	PD7_4 = 0	PS1_4 = 0		
P7_5	TA2IN	PD7_5 = 0	PS1_5 = 0		
P7_6	TA3OUT	PD7_6 = 0	PS1_6 = 0		
P7_7	TA3IN	PD7_7 = 0	PS1_7 = 0		
P8_0	TA4OUT	PD8_0 = 0	PS2_0 = 0		
P8_1	TA4IN	PD8_1 = 0	PS2_1 = 0		

15.1.1 Timer Mode

In timer mode, the timer counts an internally generated count source.

Table 15.3 lists specifications of timer mode. Figure 15.14 shows a timer mode operation (Timer A).

Table 15.3 Specifications of Timer Mode

Item	Specification			
Count source	f1, f8, f2n ⁽¹⁾ , fC32			
Count operation	Counter decrements When the timer underflows, the contents of the reload register are reloaded into the counter and the count continues.			
Counter cycle	$\frac{n+1}{fj}$ fj: count source frequency n: setting value of the TAi register (i = 0 to 4), 0000h to FFFFh			
Count start condition	The TAiS bit in the TABSR register is set to 1 (count starts)			
Count stop condition	The TAiS bit is set to 0 (count stops)			
Interrupt request generation timing	When the timer underflows			
TAilN pin function	Input for gate function			
TAiOUT pin function	Pulse output			
Read from timer	A read from the TAi register returns a counter value			
Write to timer	 A write to the TAi register while the count is stopped: The value is written to both the reload register and the counter. A write to the TAi register while counting: The value is written to the reload register (It is transferred to the counter at the next reload timing).⁽²⁾ 			
Selectable function	 Gate function A signal applied to the TAilN pin determines whether the count starts or stops. Pulse output function The polarity of the TAiOUT pin is inverted whenever the timer underflows. The TAiOUT pin outputs an "L" signal while the TAiS bit is 0 (count stops). 			

NOTES:

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. Wait for one count source cycle or more to write after the count starts.




Figure 15.14 Operation in Timer Mode (Timer A)

15.1.2 Event Counter Mode

In event counter mode, the timer counts overflows/underflows of another timer, or the external pulse input. Timers A2, A3, and A4 can count externally generated two-phase signals.

Table 15.4 lists specifications of event counter mode when not handling two-phase pulse signals.

Table 15.5 lists specifications of event counter mode when handling two-phase pulse signals with timers A2, A3, and A4. Figure 15.15 shows a event counter mode operation when not handling two-phase pulse signals. Figure 15.16 shows a event counter mode operation when handling two-phase pulse signals with timers A2, A3, and A4.

Table 15.4 Specifications of Event Counter Mode When Not Handling Two-Phase Pulse Signals

Item	Specification
Count source	 External signal applied to the TAilN pin (i = 0 to 4) (valid edge is selectable by program) Timer B2 overflows or underflows Timer Aj overflows or underflows (j = i - 1, except j = 4 if i = 0) Timer Ak overflows or underflows (k = i + 1 except k = 0 if i = 4)
Count operation	 Count direction (increment or decrement) can be selected by external signal or by program. Reload/Free-run type can be selected. Reload function: The contents of the reload register are reloaded into the counter and the count continues when the timer underflows or overflows. Free-running function: The counter continues running without reloading when the timer underflows or overflows.
Number of counting	(FFFFh - n + 1): when incrementing n + 1: when decrementing n: setting value of the TAi register, 0000h to FFFFh
Count start condition	The TAiS bit in the TABSR Register is set to 1 (count starts)
Count stop condition	The TAiS bit is set to 0 (count stops)
Interrupt request generation timing	When the timer overflows or underflows
TAilN pin function	Count source input
TAiOUT pin function	Pulse output, or input to select the count direction
Read from timer	A read from the TAi register returns a counter value
Write to timer	 A write to the TAi register while the count is stopped: The value is written to both the reload register and the counter. A write to the TAi register while counting: The value is written to the reload register (It is transferred to the counter at the next reload timing).⁽¹⁾
Selectable function	Pulse output function The polarity of the TAiOUT pin is inverted whenever the timer overflows or underflows. The TAiOUT pin outputs "L" signal while the TAiS bit is 0 (count stops).

NOTE:

1. Wait for one count source cycle or more to write after the count starts.




Figure 15.15 Operation in Event Counter Mode When Not Handling Two-Phase Pulse Signals

Table 15.5 Specifications of Event Counter Mode When Handling Two-Phase Pulse Signals on Timers A2, A3, and A4

Item	Specification
Count source	Two-phase pulse signals applied to pins TAilN and TAiOUT (i = 2 to 4)
Count operation	Count direction (increment or decrement) is set by a two-phase pulse signal. Reload/Free-run type can be selected. Reload function: The contents of the reload register are reloaded into the counter and the count continues when the timer underflows or overflows. Free-running function: The counter continues running without reloading when the timer underflows or overflows.
Number of counting	(FFFFh - n + 1): when incrementing n + 1: for decrementing n: setting value of the TAi register, 0000h to FFFFh
Count start condition	The TAiS bit in the TABSR Register is set to 1 (count starts)
Count stop condition	The TAiS bit is set to 0 (count stops)
Interrupt request generation timing	When the timer overflows or underflows
TAilN pin function	Two-phase pulse input
TAiOUT pin function	Two-phase pulse input
Read from timer	A read from the TAi register returns a counter value
Write to timer	 A write to the TAi register while the count is stopped: The value is written to both the reload register and the counter. A write to the TAi register while counting: The value is written to the reload register (It is transferred to the counter at the next reload timing).⁽¹⁾
Selectable function ⁽²⁾	 Normal processing operation (Timers A2 and A3) While a high-level ("H") signal is applied to the TAjOUT pin (j = 2, 3), the timer increments a counter value at the rising edge of the TAjIN pin or decrements a counter value at the falling edge. Multiply-by-4 processing operation (Timers A3 and A4) The timer increments the counter value in the following timings: -at the rising edge of TAkIN while TAkOUT is "H" (k = 3, 4) -at the falling edge of TAkOUT while TAKIN is "L" -at the rising edge of TAKOUT while TAKIN is "H" The timer decrements the counter in the following timings: -at the rising edge of TAKIN while TAKOUT is "L" -at the falling edge of TAKIN while TAKOUT is "H" -at the falling edge of TAKOUT while TAKIN is "H" -at the rising edge of TAKOUT while TAKIN is "H" -at the falling edge of TAKOUT while TAKIN is "H" -at the falling edge of TAKOUT while TAKIN is "L" -at the falling edge of TAKOUT while TAKIN is "H" -at the rising edge of TAKOUT while TAKIN is "H" -at the rising edge of TAKOUT while TAKIN is "H" -at the rising edge of TAKOUT while TAKIN is "H" -at the rising edge of TAKOUT while TAKIN is "H" -at the rising edge of TAKOUT while TAKIN is "H" -at the rising edge of TAKOUT while TAKIN is "H" -at the rising edge of TAKOUT while TAKIN is "H" -at the rising edge of TAKOUT while TAKIN is "H" -at the rising edge of TAKOUT while TAKIN is "H" -at the rising edge of TAKOUT while TAKIN is "H" -at the rising edge of TAKOUT while TAKIN is "H" -at the rising edge of TAKOUT while TAKIN is "H"

NOTES:

- 1. Wait for one count source cycle or more to write after the count starts.
- 2. Any operation can be selected for timer A3. Timer A2 is used only for the normal processing operation. Timer A4 is used only for the multiply-by-4 operation.




Figure 15.16 Operation in Event Counter Mode When Handling Two-Phase Pulse Signals on Timers A2, A3, and A4

15.1.2.1 Counter Reset by Two-Phase Pulse Signal Processing

The counter value of timer can be set to 0 by a Z-phase pulse signal input (counter reset) when processing two-phase pulse signals.

This function can be used when all the following conditions are met; timer A3 event counter mode, two-phase pulse signal processing, free-running count operation type, and multiply-by-4 processing. The Z-phase pulse signal is applied to the $\overline{\text{INT2}}$ pin.

When the TAZIE bit in the ONSF register is set to 1 (Z-phase input enabled), Z-phase pulse input is enabled to reset the counter. To reset the counter by a Z-phase pulse input, set the TA3 register to 0000h beforehand.

A Z-phase pulse input is enabled when the edge of a signal applied to the $\overline{\text{INT2}}$ pin is detected. The POL bit in the INT2IC register can determine the edge polarity. The Z-phase pulse must have a pulse width of one timer A3 count source cycle or more. Figure 15.17 shows relations between two-phase pulses (A-phase and B-phase) and the Z-phase pulse.

Z-phase pulse input resets the counter in the next count source timing followed a Z-phase pulse input.

A timer A3 interrupt request is generated twice in a row if a timer A3 overflow or underflow, and the counter reset by an $\overline{\text{INT2}}$ input occur at the same time. Do not generate a timer A3 interrupt request when this function is used.




Figure 15.17 Relations between Two-Phase Pulses (A-Phase and B-Phase) and Z-Phase Pulse

15.1.3 One-Shot Timer Mode

When a trigger occurs, the counter decrements until underflows. Then, the counter is reloaded and stops until the next trigger occurs.

Table 15.6 lists specifications of one-shot timer mode. Figure 15.18 shows a one-shot timer mode operation.

Table 15.6 Specifications of One-Shot Timer Mode

Item	Specification	
Count source	f1, f8, f2n ⁽¹⁾ , fC32	
Count operation	 Counter decrements When the counter reaches 0000h, the counter is reloaded and stops until the next trigger occurs. If a trigger occurs while counting, the contents of the reload register are reloaded into the counter and the count continues. 	
Number of counting	n times n: setting value of the TAi register (i = 0 to 4), 0000h to FFFFh (but the counter does not run if n = 0000h)	
Count start condition	A trigger, selectable from the following, occurs while the TAiS bit in the TABSR register is set to 1 (count starts): • the TAiOS bit in the ONSF register is set to 1 (timer starts) • an external trigger is applied to TAiIN pin • timer B2 overflows or underflows, • timer Aj overflows or underflows (j = i - 1, except j = 4 if i = 0), • timer Ak overflows or underflows (k = i + 1, except k = 0 if i = 4)	
Count stop condition	 After the counter reaches 0000h and the counter value is reloaded When the TAiS bit is set to 0 (count stops) 	
Interrupt request generation timing	When the counter reaches 0000h	
TAilN pin function	Trigger input	
TAiOUT pin function	Pulse output	
Read from timer	A read from the TAi register returns undefined value	
Write to timer	 A write to the TAi register while the count is stopped: The value is written to both the reload register and the counter. A write to the TAi register while counting: The value is written to the reload register (It is transferred to the counter at the next reload timing).⁽²⁾ 	
Selectable function	Pulse output function "L" is output while the count stops. "H" is output while counting.	

NOTES:

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. Wait for one count source cycle or more to write after the count starts.




Figure 15.18 Operation in One-Shot Timer Mode (Timer A)

15.1.4 Pulse Width Modulation Mode

In pulse width modulation mode, the timer outputs pulse signals of a given width repeatedly. The counter functions as an 8-bit pulse width modulator or 16-bit pulse width modulator.

Table 15.7 lists specifications of pulse width modulation mode. Figures 15.19 and 15.20 show examples of a 16-bit pulse width modulator and 8-bit pulse width modulator operations.

Table 15.7 Specifications of Pulse Width Modulation Mode

Item	Specification
Count source	f1, f8, f2n ⁽¹⁾ , fC32
Count operation	Counter decrements (The counter functions as the 8-bit or 16-bit pulse width modulator.) The contents of the reload register are reloaded at the rising edge of the PWM pulse and the counter decrements. The count continues even if the re-trigger occurs while counting.
16-bit PWM	• "H" width = n / fj n: setting value of the TAi register (i = 0 to 4), 0000h to FFFEh fj: count source frequency • Cycle = (2 ¹⁶ - 1) / fj The cycle is fixed to this value
8-bit PWM	• "H" width = n x (m + 1) / fj • Cycle = (2 ⁸ - 1) x (m + 1) / fj m: setting value of low-order bit address of the TAi register, 00h to FFh n: setting value of high-order bit address of the TAi register, 00h to FEh
Count start condition	When a trigger is not used (the MR2 bit in the TAiMR register is 0): Set the TAiS bit in the TABSR register to 1 When a trigger is used (the MR2 bit in the TAiMR register is 1): A trigger, selectable from the following occurs while the TAiS bit in the TABSR register is set to 1(count starts): an external trigger is applied to TAiIN pin timer B2 overflows or underflows timer Aj overflows or underflows (j = i - 1, except j = 4 if i = 0) timer Ak overflows or underflows (k = i + 1, except k = 0 if i = 4)
Count stop condition	The TAiS bit is set to 0 (count stops)
Interrupt request generation timing	At the falling edge of the PWM pulse
TAilN pin function	Trigger input
TAiOUT pin function	Pulse output
Read from timer	A read from the TAi register returns undefined value
Write to timer	 A write to the TAi register while the count is stopped: The value is written to both the reload register and the counter. A write to the TAi register while counting: The value is written to the reload register (It is transferred to the counter at the next reload timing).⁽²⁾

NOTE:

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. Wait for one count source cycle or more to write after the count starts.




Figure 15.19 16-Bit Pulse Width Modulator Operation (Timer A)




Figure 15.20 8-bit Pulse Width Modulator Operation (Timer A)

15.2 Timer B

Timer B contains the following three modes. Bits TMOD1 and TMOD0 in the TBiMR register (i = 0 to 5) determine which mode is used.

- Timer mode: The timer counts the internal count source.
- Event counter mode: The timer counts overflows/underflows of another timer, or the external pulses.
- Pulse period measurement mode, pulse width measurement mode: The timer measures the pulse period or pulse width of the external signal.

Figure 15.21 shows a block diagram of timer B. Figures 15.22 to 15.26 show the registers associated with timer B. Table 15.8 shows TBiIN pin settings (i = 0 to 5).




Figure 15.21 Timer B Block Diagram




Figure 15.22 TB0MR to TB5MR Registers in Timer Mode





Figure 15.23 TB0MR to TB5MR Registers in Event Counter Mode

15. Timers (Timer B) M32C/8A Group

Timer Bi Mode Register (i = 0 to 5) (Pulse Period Measurement Mode, Pulse Width Measurement Mode)



NOTES:

1. Bits MR1 and MR0 determine the following measurement modes:

Pulse period measurement 1 (bits MR1 and MR0 are set to 00b):

Measures the width between the falling edges of a pulse

Pulse period measurement 2 (bits MR1 and MR0 bits are set to 01b):

Measures the width between the rising edges of a pulse

Pulse width measurement (bits MR1 and MR0 bits are set to 10b):

Measures the width between a falling edge and a rising edge of a pulse, and between a rising edge and a falling edge of a pulse

The MR3 bit is undefined when reset.
 To set the MR3 bit to 0 (no overflow), wait for one or more count source cycles to write a 0 to the TBiMR register after the MR3 bit becomes 1 (overflow), while the TBiS bit in TABSR or TBSR register is set to 1 (count starts).
 Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15). To select f2n, set the CST bit in the TCSPR register to 1 before setting bits TCK1 and TCK0 to 10b.

Figure 15.24 TB0MR to TB5MR Registers in Pulse Period Measurement Mode, Pulse Width **Measurement Mode**




Figure 15.25 TB0 to TB5 Registers




Figure 15.26 TABSR Register, TBSR Register

Table 15.8 TBiIN Pin Settings (i=0 to 5)

		Bit Setting		
Pin	Function	PD7, PD9 ⁽¹⁾ Registers	PS1, PS3 ⁽¹⁾ Registers	
P7_1	TB5IN	PD7_1 = 0	PS1_1 = 0	
P9_0	TB0IN	PD9_0 = 0	PS3_0 = 0	
P9_1	TB1IN	PD9_1 = 0	PS3_1 = 0	
P9_2	TB2IN	PD9_2 = 0	PS3_2 = 0	
P9_3	TB3IN	PD9_3 = 0	PS3_3 = 0	
P9_4	TB4IN	PD9_4 = 0	PS3_4 = 0	

NOTE:

^{1.} Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.

15.2.1 Timer Mode

In timer mode, the timer counts an internally generated count source. Table 15.9 lists specifications of timer mode. Figure 15.27 shows a timer mode operation (Timer B).

Table 15.9 Specifications of Timer Mode

Item	Specification	
Count source	f1, f8, f2n ⁽¹⁾ , fC32	
Count operation	Counter decrements When the timer underflows, the contents of the reload register are reloaded into the counter and the count continues.	
Counter cycle	$ \frac{n+1}{fj} \begin{array}{ll} \text{fj: count source frequency} \\ \text{n: setting value of the TBi register (i=0 to 5), 0000h to FFFFh} \end{array} $	
Count start condition	The TBiS bit in the TABSR or TBSR register is set to 1 (count starts)	
Count stop condition	The TBiS bit is set to 0 (count stops)	
Interrupt request generation timing	When the timer underflows	
TBiIN pin function	Programmable I/O port	
Read from timer	A read from the TBi register returns a counter value.	
Write to timer	 A write to the TBi register while the count is stopped: The value is written to both the reload register and the counter. A write to the TBi register while counting: The value is written to the reload register (It is transferred to the counter at the next reload timing).⁽²⁾ 	

NOTES:

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. Wait for one count source cycle or more to write after the count starts.




Figure 15.27 Operation in Timer Mode (Timer B)

15.2.2 Event Counter Mode

In event counter mode, the timer counts overflows/underflows of another timer, or the external pulses. Table 15.10 lists specifications of event counter mode. Figure 15.28 shows an event counter mode operation.

Table 15.10 Specifications of Event Counter Mode

Item	Specification	
Count source	 External signal applied to the TBiIN pin (i = 0 to 5) (valid edge can be selected by program) TBj overflows or underflows (j = i - 1, except j = 2 if i = 0, j = 5 if i = 3) 	
Count operation	Counter decrements When the timer underflows, the contents of the reload register are reloaded into the counter and the count continues.	
Number of counting	(n + 1) times n: Setting value of the TBi register 0000h to FFFFh	
Count start condition	The TBiS bit in the TABSR or TBSR register is set to 1 (count starts)	
Count stop condition	The TBiS bit is set to 0 (count stops)	
Interrupt request generation timing	When the timer underflows	
TBiIN pin function	Count source input	
Read from timer	A read from the TBi register returns a counter value.	
Write to timer	A write to the TBi register while the count is stopped: The value is written to both the reload register and the counter. A write to the TBi register while counting: The value is written to the reload register (It is transferred to the counter at the next reload timing). A write to the TBi register while the reload register and the counter.	

NOTE:

1. Wait for one count source cycle or more to write after the count starts.




Figure 15.28 Operation in Event Counter Mode (Timer B)

15.2.3 Pulse Period Measurement Mode, Pulse Width Measurement Mode

In pulse period measurement mode and pulse width measurement mode, the timer measures pulse period or pulse width of the external signal.

Table 15.11 shows specifications in pulse period measurement mode and pulse width measurement mode. Figure 15.29 shows a pulse period measurement operation. Figure 15.30 shows a pulse width measurement operation.

Table 15.11 Specifications of Pulse Period Measurement Mode, Pulse Width Measurement Mode

Item	Specification
Count source	f1, f8, f2n ⁽¹⁾ , fC32
Count operation	Counter increments The counter value is transferred to the reload register when the valid edge of a pulse is detected. Then the counter becomes 0000h and the count continues.
Count start condition	The TBiS bit (i = 0 to 5) in the TABSR or TBSR register is set to 1 (count starts)
Count stop condition	The TBiS bit is set to 0 (count stops)
Interrupt request generation timing	 When the valid edge of a pulse is input⁽²⁾ When the timer overflows⁽³⁾ The MR3 bit in the TBiMR register is set to 1 (overflow) simultaneously.
TBiIN pin function	Pulse input
Read from timer	A read from the TBi register returns the contents of the reload register (measurement results) ⁽⁴⁾
Write to timer	The TBi register cannot be written

NOTES:

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. An interrupt request is not generated when the first valid edge is input after the count starts.
- 3. To set the MR3 bit to 0 (no overflow), wait for one or more count source cycles to write to the TBiMR register after the MR3 bit becomes 1, while the TBiS bit is set to 1.
- 4. A value read from the TBi register is undefined until the second valid edge is detected after the count starts.




Figure 15.29 Operation in Pulse Period Measurement Mode (Timer B)




Figure 15.30 Operation in Pulse Width Measurement Mode (Timer B)

16. Three-Phase Motor Control Timer Function

The PWM waveform can be output by using timers B2, A1, A2, and A4. Timer B2 is used for the carrier wave control, and timers A4, A1, and A2 for the U-, V-, and W-phase PWM control.

Table 16.1 lists specifications of the three-phase motor control timer functions. Table 16.2 lists pin settings. Figure 16.1 shows a block diagram. Figures 16.2 to 16.10 show registers associated with the three-phase motor control timer function.

Table 16.1 Specifications of Three-Phase Motor Control Timers

Item	Specification	
Control method	Three-phase full wave method	
Modulation modes	Triangular wave modulation mode Sawtooth wave modulation mode	
Active level	Selectable either active High or active Low	
Timers to be used	 Timer B2 (Carrier wave cycle control: used in timer mode) Timers A4, A1, and A2 (U-, V-, W-phase PWM control: used in one-shot timer mode): 	
Short circuit prevention features	Prevention function against upper and lower arm short circuit caused by program errors Arm short circuit prevention function using dead time timer Forced cutoff function by NMI input	





Figure 16.1 Three-Phase Motor Control Timer Function Block Diagram




NOTES:

- 1. Set the INVC0 register after the PRC1 bit in the PRCR register is set to 1 (write enable). Set bits INV06 and INV02 to INV00 while timers A1,A2, A4, and B2 are stopped.
- 2. Set the INV01 bit to 1 after setting a value to the ICTB2 register. Also, when the INV01 bit is set to 1, set the timer A1 count start bit to 1 prior to the first timer B2 underflow.
- 3. Set pins after the INV02 bit is set to 1. Refer to the table, Pin settings when using three-phase motor control timer function.
- 4. Set the INV02 bit to 1 to operate the dead time timer, U-, V-, and W-phase output control circuits, and ICTB2 counter.
- 5. When the INV03 bit is set to 0 and the INV02 bit to 1, pins U, \overline{V} , W, \overline{V} , W, and \overline{W} (including when other output functions are assiged to these pins) are all placed in high-impedance states.
- 6. The INV03 bit becomes 0 when one of the following occurs:

 - -The both upper and lower arms output the active level signals at the same time while the INV04 bit is set to 1
 - -The INV03 bit is set to 0 by program
- -Signal applied to the NMI pin changes from "H" to "L" (while an "L" is applied to the NMI pin, the INV03 bit cannot be set to 1).
- 7. The INV05 bit cannot be set to 1 by program. To set the INV05 bit to 0, write a 0 to the INV04 bit.

Figure 16.2 **INVC0** Register



NOTES:

- 1. Set the INVC1 register after the PRC1 bit in the PRCR register is set to 1 (write enable). Set the INVC1 register while timers A1, A2, A4, and B2 are stopped.
- 2. The INV13 bit is enabled only when the INV06 bit is set to 0 (triangular wave modulation mode) and the INV11 bit to 1.
- 3. If the following conditions are all met, set the INV16 bit to 1.
 - The INV15 bit is set to 0
 - Bits Dij (i = U, V or W, j = 0, 1) and DiBj in the IDBj register always have different values when the INV03 bit in the INVC0 register is set to 1 (three-phase control timer output enabled).

(The upper arm and lower arm always output opposite level signals at any time except dead time.)

If any of the above conditions is not met, set the INV16 bit to 0.

Figure 16.3 INVC1 Register




Figure 16.4 TB2MR Register when Using Three-Phase Motor Control Timer Function




Figure 16.5 TA1MR, TA2MR, and TM4MR Registers when Using Three-Phase Motor Control Timer Function






Figure 16.6 TRGSR Register when Using Three-Phase Motor Control Timer Function



Timer B2 Interrupt Generation Frequency Set Counter^(1, 2)



NOTES:

- 1. Read-modify-write instructions cannot be used to set the ICTB2 register. Refer to Usage Notes for details.
- 2. If the INV01 bit in the INVC0 register is set to 1, set the ICTB2 register while the TB2S bit is set to 0 (count stops). If the INV01 bit is set to 0, do not set the ICTB2 register when timer B2 underflows, regardless of the TB2S bit setting.

Figure 16.7 TB2SC Register, ICTB2 Register





Figure 16.8 TB2 Register, DTT Register when Using Three-Phase Motor Control Timer Function


Timer Ai, Ai1 Register^(1, 2, 3, 4, 5) (i = 1, 2, 4)



NOTES:

- 1. Write these registers in 16-bit units. Read-modify-write instructions cannot be used to set registers TAi and TAi1. Refer to **Usage Notes** for details.
- 2. If the TAi or TAi1 register is set to 0000h, the counter does not start and the timer Ai interrupt is not generated.
- 3. When the INV15 bit in the INVC1 register is set to 0 (dead timer enabled), an output signal is switched to its active level with delay simultaneously with the dead time timer underflow.
- 4. When the INV11 bit is set to 0 (Timers A11, A21, and A41 are not used (three-phase mode 0)), the contents of the TAi register are transferred to the reload register by a timer Ai start trigger. When the INV11 bit is set to 1 (Timers A11, A21, and A41 are used (three-phase mode 1)), the contents of the TAi1 register are transferred by the first timer Ai start trigger, and then contents of the TAi register are transferred by the next timer Ai start trigger. Subsequently, the contents of registers TAi1 and TAi are transferred alternately to the reload register by each timer Ai start trigger.
- 5. Do not set registers TAi and TAi1 in the timer B2 underflow timing.

Three-Phase Output Buffer Register $i^{(1)}$ (i = 0, 1)



NOTE:

1. When values are written to registers IDB0 and IDB1, these values are transferred to the three-phase output shift registers by a transfer trigger. The value written in the IDB0 register becomes the initial output level of each phase when the transfer trigger occurs. The value written in the IDB1 register becomes the next output signal level when the falling edge of the timer A1, A2 and A4 one-shot pulses is detected.

Figure 16.9 TA1, TA2, TA4, TA11, TA21, and TA41 Registers, IDB0, IDB1 Registers




Figure 16.10 TABSR Register when Using Three-Phase Motor Control Timer Function

Table 16.2 Pin Settings when Using Three-Phase Control Timer Function⁽¹⁾

		Bit Setting		
Port	Function	PSC Register	PSL1, PSL2, Registers	PS1, PS2 Registers ⁽²⁾
P7_2	V	PSC_2 = 1	PSL1_2 = 0	PS1_2 = 1
P7_3	V	-	PSL1_3 = 1	PS1_3 = 1
P7_4	W	_	PSL1_4 = 1	PS1_4 = 1
P7_5	W	_	PSL1_5 = 0	PS1_5 = 1
P8_0	U	_	PSL2_0 = 1	PS2_0 = 1
P8_1	Ū	_	PSL2_1 = 0	PS2_1 = 1

NOTES:

- 1. Set these registers after setting the INV02 bit in the INVC0 register to 1 (three-phase motor control timer function used).
- 2. Set registers PS1 and PS2 after setting other registers.

16.1 Triangular Wave Modulation Mode

In triangular wave modulation mode, one cycle of carrier waveform consists of two timer B2 underflow cycles.

A timer Ai one-shot pulse (i = 1, 2, and 4) is generated by using a timer B2 underflow signal as a trigger. Two of the timer Ai one-shot pulses are used to output one cycle of the PWM waveform. Table 16.3 lists specifications and settings of triangular wave modulation mode.

Triangular wave modulation mode has two operation modes, three-phase mode 0 and three-phase mode 1.

TAi register is used in three-phase mode 0. Every time a timer B2 underflow interrupt occurs, the one-shot pulse width is set in the TAi register.

Registers TAi and TAi1 are used in three-phase mode 1. Two different widths of the one-shot pulse can be set in these registers. If a setting value of the ICTB2 register is n, a timer B2 underflow interrupt is generated every n-th or every 2n-th timer B2 underflow to set values in registers TAi and TAi1.

Table 16.3 Specifications and Settings of Triangular Wave Modulation Mode

Item	Three-Phase Mode 0	Three-Phase Mode 1		
INV06 bit	0	0		
INV11 bit	0	1		
Bits INV01 and INV00	00b or 01b	00b	10b	11b
PWCON bit	0	0 or 1		
ICTB2 register	1	n		
Carrier wave cycle	2 f1 × (m + 1)	2 f1 × (m+1)		
Upper arm active level output width	$\frac{1}{f1}$ ×(m+1 - a_{2k-1} + a_{2k})	$\frac{1}{f1} \times (m+1 - b_k + a_k)$		
INV13 bit	_	Indicates the timer A1 reload control signal state.		
Timer B2 interrupt	Timer B2 underflow	Every nth timer B2		nderflow
generation timing		underflow	Every odd-numbered	Every even-
			(2n x j - 1) timer B2	numbered (2n × j)
T. Do	T: 50 1 #	T DO 1 (1 /	underflow	timer B2 underflow
Timer B2 reload	Timer B2 underflow	• Timer B2 underflow (PWCON = 0)		
timing		• Timer B2 underflow at the rising edge of the timer A1 reload control signal (PWCON = 1)		
Transfer timing from	When a value is written to the IDBp register ($p = 0, 1$), the value is transferred only once by the			
IDBp register to	first transfer trigger.			
three-phase output shift register				
Dead time timer start timing	 At the falling edge of the one-shot pulse of timer A1, A2 and A4 (INV16 = 0) At the rising edge of the three-phase output shift register (INV16 = 1) 			

^{-:} Can be either 0 or 1.

m: Value of the TB2 register

a_{2k-1}: Value set to the TAi register at odd-numbered time.

a_{2k}: Value set to the TAi register at even-numbered time.

b_k: Value set to the TAi1 register at k-th time.

ak: Value set to the TAi register at k-th time.

j: the number of interrupts

Figure 16.11 shows an example of the triangular wave modulation operation (three-phase mode 0). Figures 16.12 and 16.13 show examples of the triangular wave modulation operation (three-phase mode 1).




Figure 16.11 Triangular Wave Modulation Operation (Three-Phase Mode 0)




Figure 16.12 Triangular Wave Modulation Operation (Three-Phase Mode 1)(INV01 and INV00 = 10b)




Figure 16.13 Triangular Wave Modulation Operation (Three-Phase Mode 1)(INV01 and INV00 = 11b)

16.2 Sawtooth Wave Modulation Mode

In sawtooth wave modulation mode, one cycle of carrier waveform consists of one timer B2 underflow cycle. A timer Ai one-shot pulse (i = 1, 2, and 4) is generated by using a timer B2 underflow signal as a trigger. One timer Ai one-shot pulse is used to output one cycle of the PWM waveform. Table 16.4 lists specifications and settings of sawtooth wave modulation mode.

Table 16.4 Specifications and Settings of Sawtooth Wave Modulation Mode

Item	Three-Phase Mode 0
INV06 bit	1
INV11 bit	0
Bits INV01 and INV00	00b or 01b
PWCON bit	0
ICTB2 register	n
INV16 bit	0
Carrier wave cycle	$\frac{1}{f1} \times (m+1)$
Upper arm active level output width	$\frac{1}{f1} \times a_k$
Timer B2 interrupt generation timing	Every n-th timer B2 underflow
Timer B2 reload timing	Timer B2 underflow
Transfer timing from IDBp register to three-phase output shift register (p = 0, 1)	Every time a transfer trigger occurs.
Dead time timer start timing	At the falling edge of the one-shot pulse of timer A1, A2 and A4

m: Value of the TB2 register

a_k: Value set to the TAi register at k-th time.

Figure 16.14 shows an example of the sawtooth wave modulation operation.




Figure 16.14 Sawtooth Wave Modulation Operation

16.3 Short Circuit Prevention Features

16.3.1 Prevention Against Upper/Lower Arm Short Circuit by Program Errors

This function prevents the upper and lower arm short circuit caused by setting the upper and lower output buffers in registers IDB0 and IDB1 to active simultaneously by program errors and so on.

To use this function, set the INV04 bit in the INVC0 register to 1 (simultaneous turn-on signal output disabled). If any pair of output buffers (U and \overline{U} , V and \overline{V} , or W and \overline{W}) are simultaneously set to active, the INV05 bit becomes 1 (detected), and the INV03 bit becomes 0 (three-phase motor control timer output disabled). Then, the port outputs are forcibly cutoff and the pins are placed in the high-impedance states. When this prevention function is performed, set the registers associated with the three-phase motor control timer function again.

16.3.2 Arm Short Circuit Prevention Using Dead Time Timer

The dead time timer prevents arm short circuit caused by turn-off delay of external upper and lower transistors. To enable the dead time timer, set the INV15 bit in the INVC1 register to 0 (dead time enabled). The count source for dead time timer (fDT) can be selected using the INV12 bit, and the dead time can be set using the DTT register.

The dead time is obtained from the following formulas.

$$\frac{1}{f1} \times n \text{ (INV12 = 0)}$$

$$\frac{2}{f1} \times n \text{ (INV12 = 1)}$$
n: Value in the DTT register

Figure 16.15 shows an example of dead time timer operation.




Figure 16.15 Dead Time Timer Operation

16.3.3 Forced-Cutoff Function by the MII Input

When an "L" signal is input to the $\overline{\text{NMI}}$ pin, the INV03 bit in the INVC0 register becomes 0 (three-phase motor control timer output disabled), the port outputs are forcibly cutoff, and then the pins are placed in the high-impedance states. Also, the $\overline{\text{NMI}}$ interrupt occurs at the same time.

To enable the three-phase motor control timer function after the forced cutoff is performed, set the registers associated with the three-phase motor control timer function again while an "H" signal is input to the \overline{NMI} pin. Forced-cutoff function by the \overline{NMI} input can be used when the INV02 bit in the INVC0 register is set to 1 (three-phase motor control timer function used) and the INV03 bit is set to 1 (three-phase motor control timer output enabled).

17. Serial Interfaces

Serial interfaces consist of five channels (UART0 to UART4).

Each UARTi (i = 0 to 4) has an exclusive timer to generate the serial clock and operates independently of each other. UARTi has the following modes.

- Clock synchronous mode
- Clock asynchronous mode
- Special mode 1 (I²C mode)
- Special mode 2
- Special mode 3 (clock-divided synchronous function, GCI mode)
- Special mode 4 (SIM mode)
- Special mode 5 (bus conflict detect function, IE mode) (optional)⁽¹⁾

NOTE:

1. Please contact a Renesas sales office for optional features.

17.1 UART0 to UART4

Figure 17.1 shows a UART0 to UART4 block diagram. Figures 17.2 to 17.10 show the registers associated with UART0 to UART4. Refer to the tables listing for register and pin settings in each mode.




Figure 17.1 UART0 to UART 4 Block Diagram




Figure 17.2 U0MR to U4MR Registers





Figure 17.3 U0SMR to U4SMR Registers



- 1. These bits are used when the MCU is in master mode in I^2C mode.
- 2. These bits are used when the MCU is in slave mode in I²C mode.
- 3. The external clock synchronous function can be selected with the combination of the SU1HIM bit and the SCLKDIV bit in the UiSMR register. The SU1HIM bit is used in GCI mode.

SCLKDIV Bit in the UiSMR register	SU1HIM Bit in the UiSMR2 register	External Clock Synchronous Function Select	
0	0	Not synchronized	
0	1	Same frequency as external clock	
1	0 or 1	External clock divided by 2	

Figure 17.4 U0SMR2 to U4SMR2 Registers






Figure 17.5 U0SMR3 to U4SMR3 Registers



- 1. These bits are used when the MCU is in master mode in I2C mode.
- 2. These bits are used when the MCU is in slave mode in I²C mode.
- 3. When each condition generation is completed, the corresponding bit becomes 0. When a condition generation is failed, the bit remains as 1
- 4. Set the STSPSEL bit to 1 (start/stop condition generation circuit selected) after setting the STAREQ bit, RSTAREQ bit, or STPREQ bit to 1 (start).

Figure 17.6 U0SMR4 to U4SMR4 Registers

17. Serial Interfaces M32C/8A Group




- 1. Set the UiBRG register after setting bits CLK1 and CLK0.

 2. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15). To select f2n, set the CST bit in the TCSPR register to 1 before setting bits CLK1 and CLK0 to 10b.
- 3. P7_0/TXD2, P7_1/SCL2 are N-channel open drain output ports. They cannot be selected as CMOS output ports.
- 4. The UFORM bit is enabled when bits SMD2 to SMD0 in the UiMR register are set to 001b (clock synchronous mode) or 101b (UART mode, 8-bit data length). Set the UFORM bit to 1 when bits SMD2 to SMD0 are set to 010b (I²C mode), or to 0 when bits SMD2 to SMD0 are set to 100b (UART mode, 7-bit data length) or 110b (UART mode, 9-bit data length).

Figure 17.7 U0C0 to U4C0 Registers


UARTi Baud Rate Register $^{(1, 2)}$ (i = 0 to 4)



NOTES:

- 1. Read-modify-write instructions cannot be used to set the UiBRG register. Refer to Usage Notes for details.
- 2. Set the UiBRG register after setting bits CLK1 and CLK0 in the UiC0 register.

UARTi Transmit/Receive Control Register 1 (i = 0 to 4)



- 1. The UiLCH bit is enabled when bits SMD2 to SMD0 in the UiMR register are set to 001b (clock synchronous mode), 100b (UART mode, 7-bit data length), or 101b (UART mode, 8-bit data length). Set the UiLCH bit to 0 when bits SMD2 to SMD0 are set to 010b (I²C mode) or 110b (UART mode, 9-bit data length).
- 2. Set bits SMD2 to SMD0 before setting the UiERE bit.
- 3. When the UiRRM bit is set to 1, set the CKDIR bit in the UiMR register to 1 (external clock) and also disable the RTS function.

Figure 17.8 U0BRG to U4BRG Registers, U0C1 to U4C1 Registers




Figure 17.9 IFSR Register

UARTi Transmit Buffer Register (1) (i = 0 to 4) Symbol After Reset U0TB to U2TB 036Bh - 036Ah, 02EBh - 02EAh, 033Bh - 033Ah Undefined U3TB, U4TB 032Bh - 032Ah, 02FBh - 02FAh Undefined Bit Symbol RW Function WO Transmit data (D7 to D0) (b7-b0) WO Transmit data (D8) (b8) Unimplemented.


NOTE:

1. Read-modify-write instructions cannot be used to set the UiTB register. Refer to Usage Notes for details.

Write 0. Read as undefined value.

UARTi Receive Buffer Register (i = 0 to 4)

(b15-b9)



- 1. Only a 0 can be written to the ABT bit.
- 2. When bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled) or the RE bit in the UiC1 register is set to 0 (receive operation disabled), bits OER, FER, PER and SUM become 0. When all of bits OER, FER and PER become 0, the SUM bit also becomes 0. Bits FER and PER become 0 by reading the low-order byte in the UiRB register.
- 3. Bits FER, PER and SUM are disabled when bits SMD2 to SMD0 in the UiMR register are set to 001b (clock synchronous mode) or 010b (I²C mode). A read from these bits returns undefined value.

Figure 17.10 U0TB to U4TB Registers, U0RB to U4RB Registers

17.1.1 Clock Synchronous Mode

Full-duplex clock synchronous serial communications are allowed in this mode. CTS/RTS function can be used for transmit and receive control.

Table 17.1 lists specifications of clock synchronous mode. Table 17.2 lists pin settings. Figure 17.11 shows register settings. Figure 17.12 shows an example of a transmit and receive operation when an internal clock is selected. Figure 17.13 shows an example of a receive operation when an external clock is selected.

Table 17.1 Clock Synchronous Mode Specifications

Item	Specification					
Data format	Data length: 8 bits long					
Serial clock	Internal clock or external clock can be selected by the CKDIR bit in the UiMR register (i = 0 to 4)					
Baud rate	 When the CKDIR bit is set to 0 (internal clock): fj / (2 (m + 1) fj = f1, f8, f2n⁽¹⁾ m: setting value of the UiBRG register (00h to FFh) When the CKDIR bit is set to 1 (external clock): clock input to the CLKi pin 					
Transmit/receive control	Selectable among the CTS function, RTS function, or CTS/RTS function disabled					
Transmit and receive start condition	Internal clock is selected: • Set the TE bit in the UiC1 register to 1 (transmit operation enabled) • The TI bit in the UiC1 register is 0 (data in the UiTB register) • Set the RE bit in the UiC1 register to 1 (receive operation enabled) • "L" signal is applied to the CTSi pin when the CTS function is used External clock is selected(2): • Set the TE bit to 1 • The TI bit is 0 • Set the RE bit to 1 • The RI bit in the UiC1 register is 0 when the RTS function is used When above 4 conditions are met, RTSi pin outputs "L" If transmit-only operation is performed, the RE bit setting is not required in both cases.					
Interrupt request generation timing	Transmit interrupt (The UiIRS bit in the UiC1 register selects one of the following): • The UiIRS bit is set to 0 (no data in the UiTB register): when data is transferred from the UiTB register to the UARTi transmit shift register (transmit operation started) • The UiIRS bit is set to 1 (transmit operation completed): when data transmit operation from the UARTi transmit shift register is completed Receive interrupt: • When data is transferred from the UARTi receive shift register to the UiRB register (receive operation completed)					
Error detection	Overrun error ⁽³⁾ Overrun error occurs when the 7th bit of the next data is received before reading the UiRB register					
Selectable function	CLK polarity Transmit data output timing and receive data input timing can be selected LSB first or MSB first Data is transmitted and received from either bit 0 or bit 7 Serial data logic inverse Transmit and receive data are logically inverted Continuous receive mode The TI bit becomes 0 by reading the UiRB register					

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. If an external clock is selected, ensure that an "H" signal is applied to the CLKi pin when the CKPOL bit in the UiC0 register is set to 0, and that an "L" signal is applied when the CKPOL bit is set to 1.
- 3. If an overrun error occurs, a read from the UiRB register returns undefined values. The IR bit in the SiRIC register remains unchanged as 0 (interrupt not requested).

Table 17.2 Pin Settings in Clock Synchronous Mode

			Setting		
Port	Function	PD6, PD7, PD9 Registers ⁽²⁾	PSC Register	PSL0, PSL1, PSL3 Registers	PS0, PS1, PS3 Registers ⁽¹⁾⁽²⁾
P6_0	CTS0 input	PD6_0 = 0	-	-	PS0_0 = 0
	RTS0 output	_	_	PSL0_0 = 0	PS0_0 = 1
P6_1	CLK0 input	PD6_1 = 0	_	_	PS0_1 = 0
	CLK0 output	_	-	PSL0_1 = 0	PS0_1 = 1
P6_2	RXD0 input	PD6_2 = 0	-	-	PS0_2 = 0
P6_3	TXD0 output ⁽⁴⁾	_	-	PSL0_3 = 0	PS0_3 = 1
P6_4	CTS1 input	PD6_4 = 0	_	_	PS0_4 = 0
	RTS1 output	_	_	PSL0_4 = 0	PS0_4 = 1
P6_5	CLK1 input	PD6_5 = 0	_	_	PS0_5 = 0
	CLK1 output	_	-	PSL0_5 = 0	PS0_5 = 1
P6_6	RXD1 input	PD6_6 = 0	-	-	PS0_6 = 0
P6_7	TXD1 output ⁽⁴⁾	_	-	PSL0_7 = 0	PS0_7 = 1
P7_0 ⁽³⁾	TXD2 output ⁽⁴⁾	-	PSC_0 = 0	PSL1_0 = 0	PS1_0 = 1
P7_1	RXD2 input	PD7_1 = 0	-	-	PS1_1 = 0
P7_2	CLK2 input	PD7_2 = 0	_	_	PS1_2 = 0
	CLK2 output	_	PSC_2 = 0	PSL1_2 = 0	PS1_2 = 1
P7_3	CTS2 input	PD7_3 = 0	_	_	PS1_3 = 0
	RTS2 output	_	PSC_3 = 0	PSL1_3 = 0	PS1_3 = 1
P9_0	CLK3 input	PD9_0 = 0	_	_	PS3_0 = 0
	CLK3 output	_	_	PSL3_0 = 0	PS3_0 = 1
P9_1	RXD3 input	PD9_1 = 0	_	_	PS3_1 = 0
P9_2	TXD3 output ⁽⁴⁾	_	_	PSL3_2 = 0	PS3_2 = 1
P9_3	CTS3 input	PD9_3 = 0	_	PSL3_3 = 0	PS3_3 = 0
	RTS3 output	_	_	_	PS3_3 = 1
P9_4	CTS4 input	PD9_4 = 0	_	PSL3_4 = 0	PS3_4 = 0
	RTS4 output	-	_	_	PS3_4 = 1
P9_5	CLK4 input	PD9_5 = 0	-	PSL3_5 = 0	PS3_5 = 0
	CLK4 output	_	-	-	PS3_5 = 1
P9_6	TXD4 output ⁽⁴⁾	_	-	-	PS3_6 = 1
P9_7	RXD4 input	PD9_7 = 0	_	-	PS3_7 = 0

- 1. Set registers PS0, PS1, and PS3 after setting other registers.
- 2. Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.
- 3. P7_0 is an N-channel open drain output port.
- 4. After UARTi (i = 0 to 4) operating mode is selected and the pin function is set in the Function Select Registers, the TXDi pin outputs an "H" signal until a transmit operation starts (the TXDi pin is in a high-impedance state when N-channel open drain output is selected).




Figure 17.11 Register Settings in Clock Synchronous Mode




Figure 17.12 Transmit and Receive Operations when Internal Clock is Selected




Figure 17.13 Receive Operations when External Clock is Selected

17.1.1.1 CLK Polarity

As shown in figure 17.14, the CKPOL bit in the UiC0 register (i = 0 to 4) determines the polarity of the serial clock.




Figure 17.14 Serial Clock Polarity

17.1.1.2 LSB First or MSB First

As shown in figure 17.15, the UFORM bit in the UiC0 register (i = 0 to 4) determines a bit order.




Figure 17.15 Bit Order (8-Bit Data Length)

17.1.1.3 Serial Data Logic Inverse

When the UiLCH bit in the UiC1 register is set to 1 (inverted), data logic written in the UiTB register is inverted for transmit operation. A read from the UiRB register returns the inverted logic of receive data. Figure 17.16 shows an example of serial data logic inverse operation.




Figure 17.16 Serial Data Logic Inverse

17.1.1.4 Continuous Receive Mode

Continuous receive mode can be used when all of the following conditions are met.

- External clock is selected (the CKDIR bit in the UiMR register (i = 0 to 4) is set to 1)
- RTS function is disabled (RTSi pin is not selected in the Function Select Register)

When the UiRRM bit in the UiC1 register is set to 1 (continuous receive mode enabled), the TI bit in the UiC1 register becomes 0 (data in the UiTB register) by reading the UiRB register. Do not set dummy data to the UiTB register if the UiRRM bit is set to 1.

17.1.1.5 CTS/RTS Function

• CTS Function

Transmit and receive operation is controlled by using the input signal to the $\overline{\text{CTSi}}$ pin (i = 0 to 4). To use the CTS function, select the I/O port in the Function Select Register, set the CRD bit in the UiC0 register to 0 (CTS function enabled), and the CRS bit to 0 (CTS function selected).

With the CTS function used, the transmit and receive operation starts when all the following conditions are met and an "L" signal is applied to the CTSi pin.

- -The TE bit in the UiC1 register is set to 1 (transmit operation enabled)
- -The TI bit in the UiC1 register is 0 (data in the UiTB register)
- -The RE bit in the UiC1 register is set to 1 (receive operation enabled)
- (If transmit-only operation is performed, the RE bit setting is not required)

When a high-level ("H") signal is applied to the $\overline{\text{CTSi}}$ pin during transmitting and receiving, the transmit and receive operation is disabled after the transmit and receive operation in progress is completed.

• RTS Function

The MCU can inform the external device that it is ready for a transmit and receive operation by using the output signal from the \overline{RTSi} pin. To use the RTS function, select the \overline{RTSi} pin in the Function Select Register.

With the RTS function used, the \overline{RTSi} pin outputs an "L" signal when all the following conditions are met, and outputs an "H" when the serial clock is input to the CLKi pin.

- -The RI bit in the UiC1 register is 0 (no data in the UiRB register)
- -The TE bit is set to 1 (transmit operation enabled)
- -The RE bit is set to 1 (receive operation enabled)

(If transmit-only operation is performed, the RE bit setting is not required)

-The TI bit is 0 (data in the UiTB register)

17.1.1.6 Procedure When the Communication Error is Occurred

Follow the procedure below when a communication error is occurred in clock synchronous mode.

- (1) Set the TE bit in the UiC1 register (i = 0 to 4) to 0 (transmit operation disabled) and the RE bit to 0 (receive operation disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (clock synchronous mode).
- (4) Set the TE bit to 1 (transmit operation enabled) and the RE bit to 1 (receive operation enabled).

17.1.2 Clock Asynchronous (UART) Mode

Full-duplex asynchronous serial communications are allowed in this mode. Table 17.3 lists specifications of UART mode. Table 17.4 lists pin settings. Figure 17.17 shows register settings. Figure 17.18 shows an example of a transmit operation. Figure 17.19 shows an example of a receive operation.

Table 17.3 UART Mode Specifications

Item	Specification
Data format	 Data length: selectable among 7 bits, 8 bits, or 9 bits long Start bit: 1 bit long Parity bit: selectable among odd, even, or none Stop bit: selectable from 1 bit or 2 bits long
Baud rate	fj / (16 (m + 1)) fj = f1, f8, f2n ⁽¹⁾ , fEXT m: setting value of the UiBRG register (00h to FFh) fEXT: clock input to the CLKi pin when the CKDIR bit in the UiMR register is set to 1 (external clock)
Transmit/receive control	Selectable among CTS function, RTS function or CTS/RTS function disabled
Transmit start condition	To start transmit operation, all of the following must be met: • Set the TE bit in the UiC1 register to 1 (transmit operation enabled) • The TI bit in the UiC1 register is 0 (data in the UiTB register) • Apply a low-level ("L") signal to the CTSi pin when the CTS function is selected
Receive start condition	To start receive operation, all of the following must be met: • Set the RE bit in the UiC1 register to 1 (receive operation enabled) • The RI bit is 1 (no data in UiRB register) when RTS function is used. When the above two conditions are met, the RTSi pin output an "L" signal. • The start bit is detected
Interrupt request generation timing	Transmit interrupt (The UiIRS bit in the UiC1 register selects one of the following): • The UiIRS bit is set to 0 (no data in the UiTB register): when data is transferred from the UiTB register to the UARTi transmit shift register (transmit operation started) • The UiIRS bit is set to 1 (transmit operation completed): when the final stop bit is output from the UARTi transmit shift register Receive interrupt: • When data is transferred from the UARTi receive shift register to the UiRB register (receive operation completed)
Error detection	 Overrun error⁽²⁾ Overrun error occurs when the preceding bit of the final stop bit of the next data (the first stop bit when selecting 2 stop bits) is received before reading the UiRB register Framing error Framing error occurs when the number of the stop bits set by the STPS bit in the UiMR register is not detected Parity error Parity error Parity error occurs when parity is enabled and the received data does not have the correct even or odd parity set by the PRY bit in the UiMR register. Error sum flag Error sum flag is set to 1 when any of overrun, framing, and parity errors occurs
Selectable function	 LSB first or MSB first Data is transmitted or received from either bit 0 or bit 7 Serial data logic inverse Transmit and receive data are logically inverted. The start bit and stop bit are not inverted TXD and RXD I/O polarity inverse The level output from the TXD pin and the level applied to the RXD pin are inverted. All the data including the start bit and stop bit are inverted.

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. If an overrun error occurs, a read from the UiRB register returns undefined values. The IR bit in the SiRIC register remains unchanged as 0 (interrupt not requested).

Table 17.4 Pin Settings in UART Mode

		Bit Setting				
Port	Function	PD6, PD7, PD9 Registers ⁽²⁾	PSC Register	PSL0, PSL1, PSL3 Registers	PS0, PS1, PS3 Registers ⁽¹⁾⁽²⁾	
P6_0	CTS0 input	PD6_0 = 0	-	-	PS0_0 = 0	
	RTS0 output	_	-	PSL0_0 = 0	PS0_0 = 1	
P6_1	CLK0 input	PD6_1 = 0	_	-	PS0_1 = 0	
P6_2	RXD0 input	PD6_2 = 0	_	_	PS0_2 = 0	
P6_3	TXD0 output ⁽⁴⁾	_	-	PSL0_3 = 0	PS0_3 = 1	
P6_4	CTS1 input	PD6_4 = 0	_	_	PS0_4 = 0	
	RTS1 output	_	-	PSL0_4 = 0	PS0_4 = 1	
P6_5	CLK1 input	PD6_5 = 0	-	-	PS0_5 = 0	
P6_6	RXD1 input	PD6_6 = 0	_	_	PS0_6 = 0	
P6_7	TXD1 output ⁽⁴⁾	_	-	PSL0_7 = 0	PS0_7 = 1	
P7_0 ⁽³⁾	TXD2 output ⁽⁴⁾	_	PSC_0 = 0	PSL1_0 = 0	PS1_0 = 1	
P7_1	RXD2 input	PD7_1 = 0	_	_	PS1_1 = 0	
P7_2	CLK2 input	PD7_2 = 0	_	_	PS1_2 = 0	
P7_3	CTS2 input	PD7_3 = 0	_	_	PS1_3 = 0	
	RTS2 output	_	PSC_3 = 0	PSL1_3 = 0	PS1_3 = 1	
P9_0	CLK3 input	PD9_0 = 0	_	_	PS3_0 = 0	
P9_1	RXD3 input	PD9_1 = 0	_	_	PS3_1 = 0	
P9_2	TXD3 output ⁽⁴⁾	_	_	PSL3_2 = 0	PS3_2 = 1	
P9_3	CTS3 input	PD9_3 = 0	_	PSL3_3 = 0	PS3_3 = 0	
	RTS3 output	_	_	_	PS3_3 = 1	
P9_4	CTS4 input	PD9_4 = 0	_	PSL3_4 = 0	PS3_4 = 0	
	RTS4 output	_	_	_	PS3_4 = 1	
P9_5	CLK4 input	PD9_5 = 0	_	PSL3_5 = 0	PS3_5 = 0	
P9_6	TXD4 output ⁽⁴⁾	_	_	-	PS3_6 = 1	
P9_7	RXD4 input	PD9_7 = 0	_	_	PS3_7 = 0	

- 1. Set registers PS0, PS1, and PS3 after setting other registers.
- 2. Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.
- 3. P7_0 is an N-channel open drain output port.
- 4. After UARTi (i = 0 to 4) operating mode is selected and the pin function is set in the Function Select Registers, the TXDi pin outputs an "H" signal until a transmit operation starts (the TXDi pin is in a high-impedance state when N-channel open drain output is selected).




Figure 17.17 Register Settings in UART Mode




Figure 17.18 Transmit Operation in UART Mode




Figure 17.19 Receive Operation in UART Mode

17.1.2.1 Baud Rate

In UART mode, the baud rate is the frequency of the clock divided by the setting value of the UiBRG register (i = 0 to 4) and again divided by 16. Table 17.5 lists an example of baud rate setting.

Actual baud rate =
$$\frac{UiBRG \ register \ count \ source}{16 \times (UiBRG \ register \ setting \ value + 1)}$$

Table 17.5 Baud Rate

Target				lock: 24MHz	Peripheral C	lock: 32MHz	
Baud Rate (bps)	Count Source	UiBRG Setting Value: n	Actual Baud Rate (bps)	UiBRG Setting Value: n	Actual Baud Rate (bps)	UiBRG Setting Value: n	Actual Baud Rate (bps)
1200	f8	103(67h)	1202	155(9Bh)	1202	207(CFh)	1202
2400	f8	51(33h)	2404	77(4Dh)	2404	103(67h)	2404
4800	f8	25(19h)	4808	38(26h)	4808	51(33h)	4808
9600	f1	103(67h)	9615	155(9Bh)	9615	207(CFh)	9615
14400	f1	68(44h)	14493	103(67h)	14423	138(8Ah)	14388
19200	f1	51(33h)	19231	77(4Dh)	19231	103(67h)	19231
28800	f1	34(22h)	28571	51(33h)	28846	68(44h)	28986
31250	f1	31(1Fh)	31250	47(2Fh)	31250	63(3Fh)	31250
38400	f1	25(19h)	38462	38(26h)	38462	51(33h)	38462
51200	f1	19(13h)	50000	28(1Ch)	51724	38(26h)	51282

17.1.2.2 LSB First or MSB First

As shown in Figure 17.20, the UFORM bit in the UiC0 register (i = 0 to 4) determines a bit order. This function can be used when data length is 8 bits long.




Figure 17.20 Bit Order

17.1.2.3 Serial Data Logic Inverse

When the UiLCH bit in the UiC1 register is set to 1 (inverted), data logic written in the UiTB register is inverted for transmit operation. A read from the UiRB register returns the inverted logic of receive data. This function can be used when data length is 7 bits or 8 bits long. Figure 17.21 shows an example of serial data logic inverse operation.




Figure 17.21 Serial Data Logic Inverse

17.1.2.4 TXD and RXD I/O Polarity Inverse

The level output from the TXD pin and the level applied to the RXD pin are inverted with this function. When the IOPOL bit in the UiMR register (i = 0 to 4) is set to 1 (inverted), all the input/output data levels, including the start bit, stop bit and parity bit, are inverted. Figure 17.22 shows TXD and RXD I/O polarity inverse.




Figure 17.22 TXD and RXD I/O Polarity Inverse

17.1.2.5 CTS/RTS Function

• CTS Function

Transmit operation is controlled by using the input signal to the $\overline{\text{CTSi}}$ pin. To use the CTS function, select the I/O port in the Function Select Register, set the CRD bit in the UiC0 register to 0 (CTS function enabled), and the CRS bit to 0 (CTS function selected).

With the CTS function used, the transmit operation starts when all the following conditions are met and an "L" signal is applied to the \overline{CTSi} pin (i = 0 to 4).

- -The TE bit in the UiC1 register is set to 1 (transmit operation enabled)
- -The TI bit in the UiC1 register is 0 (data in the UiTB register)

When a high-level ("H") signal is applied to the CTSi pin during transmitting, the transmit operation is disabled after the transmit operation in progress is completed.

• RTS Function

The MCU can inform the external device that it is ready for a receive operation by using the output signal from the $\overline{\text{RTSi}}$ pin. To use the RTS function, select the $\overline{\text{RTSi}}$ pin in the Function Select Register.

With the RTS function used, the \overline{RTSi} pin outputs an "L" signal when all the following conditions are met, and outputs an "H" when the start bit is detected.

- -The RI bit in the UiC1 register is 0 (no data in the UiRB register)
- -The RE bit is set to 1 (receive operation enabled)

17.1.2.6 Procedure When the Communication Error is Occurred

Follow the procedure below when a communication error is occurred in UART mode.

- (1) Set the TE bit in the UiC1 register (i = 0 to 4) to 0 (transmit operation disabled) and the RE bit to 0 (receive operation disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 100b (UART mode, 7-bit data length), 101b (UART mode, 8-bit data length), or 110b (UART mode, 9-bit data length).
- (4) Set the TE bit to 1 (transmit operation enabled) and the RE bit to 1 (receive operation enabled).

17.1.3 Special Mode 1 (I²C Mode)

In I²C mode, the simplified I²C helps to communicate with external devices.

Table 17.6 lists specifications of I^2C mode. Tables 17.7 and 17.8 list register settings. Tables 17.9 and 17.10 list individual functions in I^2C mode. Table 17.11 lists pin settings. Figure 17.23 shows a block diagram of I^2C mode. Figure 17.24 shows a transfer timing to the UiRB register (i = 0 to 4) and interrupt timing.

Table 17.6 I²C Mode Specifications

Item	Specification
Data format	Data length: 8 bits long
Baud rate	 In master mode When the CKDIR bit in the UiMR register (i = 0 to 4) is set to 0 (internal clock): fj / (2 (m + 1)) fj = f1, f8, f2n⁽¹⁾ m: setting value of the UiBRG register (00h to FFh) In slave mode When the CKDIR bit is set to 1 (external clock): input from the SCLi pin
Transmit start condition	To start transmit operation, all of the following must be met ⁽²⁾ : • Set the TE bit in the UiC1 register to 1 (transmit operation enabled) • The TI bit in the UiC1 register is 0 (data in the UiTB register)
Receive start condition	To start receive operation, all of the following must be met ⁽²⁾ : • Set the TE bit to 1 (transmit operation enabled) • The TI bit is 0 (data in the UiTB register) • Set the RE bit in the UiC1 register to 1 (receive operation enabled)
Interrupt request generation timing	Start condition detection Stop condition detection ACK (Acknowledge) detection NACK (Not-Acknowledge) detection
Error detection	Overrun error ⁽³⁾ Overrun error occurs when the 8th bit of the next data is received before reading the UiRB register
Selectable function	 Arbitration lost detect timing Update timing of the ABT bit in the UiRB register (i = 0 to 4) can be selected. Refer to 17.1.3.3 Arbitration SDAi digital delay No digital delay or 2 to 8 cycle delay of the UiBRG count source can be selected. Refer to 17.1.3.5 SDA Output Clock phase setting Clock delay or no clock delay can be selected. Refer to 17.1.3.4 Serial Clock.

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. If an external clock is selected, satisfy the conditions while an "H" signal is applied to the SCLi pin.
- 3. If an overrun error occurs, a read from the UiRB register returns undefined values. The IR bit in the SiRIC register remains unchanged as 0 (interrupt not requested).




Figure 17.23 I²C Mode Block Diagram

Table 17.7 Register Settings in I²C Mode (1)

Danistan	D:t	Setting	g Value			
Register	Bit	Master	Slave			
UiMR	SMD2 to SMD0	Set to 010b				
	CKDIR	Set to 0	Set to 1			
	IOPOL	Set to 0				
UiSMR	IICM	Set to 1				
	ABC	Select an arbitration lost detect timing	Disabled			
	BBS	Bus busy flag				
	7 to 3	Set to 00000b				
UiSMR2	IICM2	See Table 17.9 and 17.10 Functions	s in I ² C Mode			
	CSC	Set to 1 to enable clock synchronization	Set to 0			
	SWC	Set to 1 to hold an "L" signal output frobit of the serial clock	om SCLi at the falling edge of the ninth			
	ALS	Set to 1 to abort an SDAi output when detecting the arbitration lost	Set to 0			
	STC	Set to 0 Set to 1 to initialize UARTi by detecting the start condition				
	SWC2	Set to 1 to forcibly make a signal output from SCL an "L"				
	SDHI	Set to 1 to disable SDA output				
	SU1HIM	Set to 0				
UiSMR3	SSE	Set to 0				
	СКРН	See Table 17.9 and 17.10 Functions in I ² C Mode				
	DINC, NODC, ERR	Set to 0				
	DL2 to DL0	Set SDAi digital delay value				
UiSMR4	STAREQ	Set to 1 to generate the start condition	Set to 0			
	RSTAREQ	Set to 1 to generate the restart condition				
	STPREQ	Set to 1 to generate the stop condition				
	STSPSEL	Set to 1 when using a condition generation function				
	ACKD	Select ACK or NACK				
	ACKC	Set to 1 to output ACK data				
	SCLHI	Set to 1 to enable SCL output stop when detecting the stop condition	Set to 0			
	SWC9	Set to 0	Set to 1 to hold an "L" signal output from SCLi at the falling edge of the ninth bit of the serial clock			

i = 0 to 4

Table 17.8 Register Settings in I²C Mode (2)

Dogistor	Bit	Setting	g Value				
Register	DIL	Master	Slave				
UiC0	CLK1, CLK0	Select the count source of the UiBRG register	Disabled				
	CRS	Disabled because the CRD bit is set t	o 1				
	TXEPT	Transmit shift register empty flag					
	CRD, NCH	Set to 1					
	CKPOL	Set to 0					
	UFORM	Set to 1	Set to 1				
UiC1	TE	Set to 1 to enable transmit operation					
	TI	UiTB register empty flag	UiTB register empty flag				
	RE	Set to 1 to enable receive operation					
	RI	Receive operation complete flag					
	UiLCH, UiERE	Set to 0					
UiBRG	7 to 0	Set baud rate	Disabled				
IFSR	IFSR7, IFSR6	Select the UARTi interrupt source					
UiTB	7 to 0	Set transmit data					
UiRB	7 to 0	Receive data can be read					
	8	ACK or NACK is received					
	ABT	Arbitration lost detect flag	Disabled				
	OER	Overrun error flag					

i = 0 to 4

As shown in Table 17.9, I²C mode is entered when bits SMD2 to SMD0 in the UiMR register are set to 010b (I²C mode) and the IICM bit in the UiSMR register to 1 (I²C mode). Because an SDAi transmit output passes through a delay circuit, output signal from the SDAi pin changes after the SCLi pin level becomes low ("L") and the "L" output stabilizes.

Table 17.9 Functions in I²C Mode (1)

	I ² C Mode (SMD2 to SMD0 = 010b, IICM = 1)				
Function	IICM:		IICM:		
Function	(NACK/ACK interrupt) CKPH = 0		(UART transmit/receive interrupt) CKPH = 0 CKPH = 1		
	(no clock delay)	(clock delay)	(no clock delay)	(clock delay)	
Interrupt source for numbers 39 to 41 ⁽¹⁾ (See Figure 17.24)	Start condition or stop (See Table 17.12 STS				
Interrupt source for numbers 17, 19, 33, 35, 37 ⁽¹⁾ (See Figure 17.24)	No acknowledgement detection (NACKi) - at the rising edge of 9th bit of SCLi		UARTi transmit operation - at the rising edge of 9th bit of SCLi	UARTi transmit operation - at the next falling edge after the 9th bit of SCLi	
Interrupt source for numbers 18, 20, 34, 36, 38 ⁽¹⁾ (See Figure 17.24)	Acknowledgement detection (ACKi) - at the rising edge of 9th bit of SCLi		UARTi receive operation - at the falling edge of 9th bit of SCLi		
Data transfer timing from the UART receive shift register to the UiRB register	At rising edge of 9th bit of SCLi		Falling edge of 9th bit of SCLi	Falling edge and rising edge of 9th bit of SCLi	
UARTi transmit output delay	Delay				
Functions of P6_3, P6_7, P7_0, P9_2, P9_6	SDAi input and output				
Functions of P6_2, P6_6, P7_1, P9_1, P9_7	SCLi input and output				
Noise filter width	200 ns				

i = 0 to 4

- 1. Use the following procedures to change an interrupt source.
 - (a) Disable an interrupt of the corresponding interrupt number.
 - (b) Change an interrupt source.
 - (c) Set the IR bit of a corresponding interrupt number to 0 (interrupt not requested).
 - (d) Set bits ILVL2 to ILVL0 of the corresponding interrupt number.

Table 17.10 Functions in I²C Mode (2)

	I ² C Mode (SMD2 to SMD0 = 010b, IICM = 1)				
Function	IICM2 = 0 (NACK/ACK interrupt)		<pre>IICM2 = 1 (UART transmit/receive interrupt)</pre>		
	CKPH = 0 (no clock delay)	CKPH = 1 (clock delay)	CKPH = 0 (no clock delay)	CKPH = 1 (clock delay)	
Reading RXDi, SCLi pin levels	Can be read regardle	ess of the corresponding	g port direction bit		
Default value of TXDi, SDAi output	Value set in the port	register before entering	I ² C mode ⁽¹⁾		
SCLi default and end values	Н	L	Н	L	
DMA source (See Figure 17.24)	Acknowledgement de	etection (ACKi)	UARTi receive operation - at the falling edge of 9th bit of SCLi		
Storing receive data	1st to 8th bit of the re into bits 7 to 0 in the	ceive data are stored UiRB register	1st to 7th bits of the receive data are stored into bits 6 to 0 in the UiRB register. 8th bit is stored into bit 8 in the UiRB register		
				1st to 8th bits are stored into bits 7 to 0 in the UiRB register ⁽²⁾	
Reading receive data	The value in the UiRB register is read as it is		S	Bits 6 to 0 in the UiRB register are read as bits 7 to 1. Bit 8 in the UiRB register is read as bit 0 ⁽³⁾	

i = 0 to 4 NOTES:

1. Set default value of the SDAi output while bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled).

- 2. Second data transfer to the UiRB register (at the rising edge of the ninth bit of SCLi).
- 3. First data transfer to the UiRB register (at the falling edge of the ninth bit of SCLi).




Figure 17.24 Transfer Timing to the UiRB Register and Interrupt Timing

Table 17.11 Pin Settings in I²C Mode

		Bit Setting				
Port	Function	PD6, PD7, PD9 Registers ⁽²⁾	PSC Register	PSL0, PSL1, PSL3 Registers	PS0, PS1, PS3 Registers ⁽¹⁾⁽²⁾	
P6_2	SCL0 output	_	_	PSL0_2 = 0	PS0_2 = 1	
	SCL0 input	PD6_2 = 0	_	_	PS0_2 = 0	
P6_3	SDA0 output	_	_	PSL0_3 = 0	PS0_3 = 1	
	SDA0 input	PD6_3 = 0	_	_	PS0_3 = 0	
P6_6	SCL1 output	_	_	PSL0_6 = 0	PS0_6 = 1	
	SCL1 input	PD6_6 = 0	_	_	PS0_6 = 0	
P6_7	SDA1 output	_	_	PSL0_7 = 0	PS0_7 = 1	
	SDA1 input	PD6_7 = 0	_	_	PS0_7 = 0	
P7_0 ⁽³⁾	SDA2 output	_	PSC_0 = 0	PSL1_0 = 0	PS1_0 = 1	
	SDA2 input	PD7_0 = 0	_	_	PS1_0 = 0	
P7_1 ⁽³⁾	SCL2 output	_	PSC_1 = 0	PSL1_1 = 0	PS1_1 = 1	
	SCL2 input	PD7_1 = 0	_	_	PS1_1 = 0	
P9_1	SCL3 output	_	_	PSL3_1 = 0	PS3_1 = 1	
	SCL3 input	PD9_1 = 0	_	_	PS3_1 = 0	
P9_2	SDA3 output	_	_	PSL3_2 = 0	PS3_2 = 1	
	SDA3 input	PD9_2 = 0	_	_	PS3_2 = 0	
P9_6	SDA4 output	_	_	_	PS3_6 = 1	
	SDA4 input	PD9_6 = 0	_		PS3_6 = 0	
P9_7	SCL4 output	_	_	PSL3_7 = 0	PS3_7 = 1	
	SCL4 input	PD9_7 = 0	_	_	PS3_7 = 0	

- 1. Set registers PS0, PS1, and PS3 after setting other registers.
- 2. Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.
- 3. P7_0 and P7_1 are N-channel open drain output ports.

17.1.3.1 Detecting Start Condition and Stop Condition

The MCU detects the start condition and stop condition. The start condition detection interrupt request is generated when the SDAi (i = 0 to 4) pin level changes from high ("H") to low ("L") while the SCLi pin level is held "H". The stop condition detection interrupt request is generated when the SDAi pin level changes from "L" to "H" while the SCLi pin level is held "H".

The start condition detection interrupt shares the Interrupt Control Register and interrupt vector with the stop condition detection interrupt. The BBS bit in the UiSMR register determines which interrupt is requested.




Figure 17.25 Start Condition or Stop Condition Detection

17.1.3.2 Start Condition or Stop Condition Output

The start condition is generated when the STAREQ bit in the UiSMR4 register (i = 0 to 4) is set to 1 (start).

The restart condition is generated when the RSTAREQ bit in the UiSMR4 register is set to 1 (start).

The stop condition is generated when the STPREQ bit in the UiSMR4 is set to 1 (start).

The following is the procedure to output the start condition, restart condition, or stop condition.

- (1) Set the STAREQ bit, RSTAREQ bit, or STPREQ bit to 1 (start).
- (2) Set the STSPSEL bit in the UiSMR4 register to 1 (start/stop condition generation circuit selected).

Table 17.12 and Figure 17.26 show functions of the STSPSEL bit.

Table 17.12 STSPSEL Bit Function

Function	STSPSEL = 0	STSPSEL = 1
SDAi	Output the serial clock and data. Output of the start condition or stop condition is controlled by software utilizing port functions. (The start condition and stop condition are not automatically generated by hardware)	Output of the start condition or stop condition is controlled by the status of bits STAREQ, RSTAREQ, and STPREQ.
Timing to generate start condition and stop condition interrupt requests	When start condition and stop condition are detected	When start condition and stop condition generation are completed




Figure 17.26 STSPSEL Bit Function

17.1.3.3 Arbitration

The ABC bit in the UiSMR register (i = 0 to 4) determines an update timing of the ABT bit in the UiRB register. At the rising edge of the clock input to the SCLi pin, the MCU determines whether a transmit data matches data input to the SDAi pin.

When the ABC bit is set to 0 (update per bit), the ABT bit becomes 1 (detected - arbitration is lost) as soon as a data discrepancy is detected. The ABT bit remains 0 (not detected - arbitration is won) if not detected. When the ABC bit is set to 1 (update per byte), the ABT bit becomes 1 at the falling edge of the ninth cycle of the serial clock if discrepancy is ever detected. When the ABT bit is updated per byte, set the ABT bit to 0 after an ACK detection in the first byte data is completed. Then the next byte data transfer can be started.

When the ALS bit in the UiSMR2 register is set to 1 (SDAi output stopped) and the ABT bit becomes 1 (detected - arbitration is lost), the SDAi pin is placed in a high-impedance state simultaneously.

17.1.3.4 Serial Clock

The serial clock is used to transmit and receive data as is shown in Figure 17.24.

By setting the CSC bit in the UiSMR2 register to 1 (clock synchronized), an internally generated clock (internal SCLi) is synchronized with the external clock applied to the SCLi pin. If the CSC bit is set to 1, the internal SCLi becomes low ("L") when the internal SCLi is held high ("H") and the external clock applied to the SCLi pin is at the falling edge. The contents of the UiBRG register are reloaded and a counting for "L" period is started. When the external clock applied to SCLi pin is held "L" and then the internal SCLi changes "L" to "H", the UiBRG counter stops. The counting is resumed when the clock applied to SCLi pin becomes "H". The UARTi serial clock is equivalent to logical AND operation of the internal SCLi and the clock signal applied to the SCLi pin.

The serial clock is synchronized between a half cycle before the falling edge of the first bit and the rising edge of the ninth bit of the internal SCLi. Select the internal clock as the serial clock while the CSC bit is set to 1. The SWC bit in the UiSMR2 register determines whether an output signal from the SCLi pin is held "L" at the falling edge of the ninth cycle of the serial clock or not.

When the SCLHI bit in the UiSMR4 register is set to 1 (SCLi output stopped), a SCLi output stops as soon as the stop condition is detected (the SCLi pin is in a high-impedance state).

When the SWC2 bit in the UiSMR2 register is set to 1 (SCLi pin is held "L"), the SCLi pin forcibly outputs an "L" even in the middle of transmitting and receiving. The fixed "L" output from the SCLi pin is cancelled by setting the SWC2 bit to 0 (serial clock), and then the serial clock inputs to or outputs from the SCLi pin.

When the CKPH bit in the UiSMR3 register is set to 1 (clock delay) and the SWC9 bit in the UiSMR4 register is set to 1 (SCLi pin is held "L" after receiving 9th bit), an output signal from the SCLi pin is held "L" at the next falling edge to the ninth bit of the clock. The fixed "L" output from the SCLi pin is cancelled by setting the SWC9 bit to 0 (no wait state/release wait state).

17.1.3.5 SDA Output

Values set in bits 7 to 0 (D7 to D0) in the UiTB register are output in descending order from D7. The ninth bit (D8) is ACK or NACK.

Set the default value of SDAi transmit output, while the IICM bit in the UiSMR register is set to 1 (I²C mode) and bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled).

Bits DL2 to DL0 in the UiSMR3 register determine no delay or delay of 2 to 8 UiBRG register count source cycles are added to an SDAi output.

When the SDHI bit in the UiSMR2 register is set to 1 (SDA output stopped), the SDAi pin is forcibly placed in a high-impedance state. Do not write to the SDHI bit at the rising edge of the UARTi serial clock. The ABT bit in the UiRB register may become 1 (detected).

17.1.3.6 SDA Input

When the IICM2 bit in the UiSMR2 register (i = 0 to 4) is set to 0, the first eight bits of received data are stored into bits 7 to 0 (D7 to D0) in the UiRB register. The ninth bit (D8) is ACK or NACK.

When the IICM2 bit is set to 1, the first seven bits (D7 to D1) of received data are stored into bits 6 to 0 in the UiRB register. The eighth bit (D0) is stored into bit 8 in the UiRB register.

If the IICM2 bit is set to 1 and the CKPH bit in the UiSMR3 register is set to 1 (clock delay), the same data as that of when setting the IICM2 bit to 0 can be returned, by reading the UiRB register after the rising edge of the ninth bit of the serial clock.

17.1.3.7 ACK, NACK

When the STSPSEL bit in the UiSMR4 register is set to 0 (start/stop condition not output) and the ACKC bit in the UiSMR4 register is set to 1 (ACK data output), the SDAi pin outputs the setting value, ACK or NACK, of the ACKD bit in the UiSMR4 register.

If the IICM2 bit is set to 0, the NACK interrupt request is generated when the SDAi pin is held high ("H") at the rising edge of the ninth bit of the serial clock. The ACK interrupt request is generated when the SDAi pin is held low ("L") at the rising edge of the ninth bit of the serial clock.

When ACK is selected to generate a DMA request source, the DMA transfer is activated by an ACK detection.

17.1.3.8 Transmit and Receive Operation Initialization

The following occurs when the STC bit in the UiSMR2 register is set to 1 (UARTi initialized) and the start condition is detected:

- The UARTi transmit shift register is initialized and the contents of the UiTB register are transferred to the UARTi transmit shift register. Then, the transmit operation is started at the next serial clock input to the SCLi pin. UARTi output value remains the same as when the start condition was detected until the first bit data is output.
- The UARTi receive shift register is initialized and the receive operation is started at the next serial clock input to the SCLi pin.
- The SWC bit in the UiSMR2 register becomes 1 (SCLi pin is held "L" after receiving 8th bit). An output from the SCLi pin becomes "L" at the falling edge of the ninth bit of the serial clock.

When UARTi transmit/receive operation is started with setting the STC bit to 1, the TI bit in the UiC1 register remains unchanged. Also, select the external clock as the serial clock to start UARTi transmit/receive operation with setting the STC bit to 1.

17.1.4 Special Mode 2

Full-duplex clock synchronous serial communications are allowed in this mode. SS function is used for transmit and receive control. The input signal to the \overline{SSi} pin (i = 0 to 4) determines whether the transmit and receive operation is enabled or disabled. When it is disabled, the output pin is placed in a high-impedance state. Table 17.13 lists specifications of special mode 2. Table 17.14 list pin settings. Figure 17.27 shows register settings.

Table 17.13 Special Mode 2 Specifications

Item	Specification
Data format	Data length: 8 bits long
Baud rate	 The CKDiR bit in the UiMR register (i = 0 to 4) is set to 0 (internal clock): fj / (2 (m + 1)) fj = f1, f8, f2n⁽¹⁾ m: setting value of the UiBRG register (00h to FFh) The CKDIR bit to 1 (external clock): input from the CLKi pin
Transmit/receive control	SS function Output pin is placed in a high-impedance state to avoid data conflict between a master and other masters, or a slave and other slaves.
Transmit and receive start condition	Internal clock is selected (master mode): • Set the TE bit in the UiC1 register to 1 (transmit operation enabled) • The TI bit in the UiC1 register is 0 (data in the UiTB register) • Set the RE bit in the UiC1 register to 1 (receive operation enabled) • "H" signal is applied to the SSi pin when the SS function is used External clock is selected (slave mode)(2): • Set the TE bit to 1 • The TI bit is 0 • Set the RE bit to 1 • "L" signal is applied to the SSi pin If transmit-only operation is performed, the RE bit setting is not required in both cases.
Interrupt request generation timing	Transmit interrupt (The UiIRS bit in the UiC1 register selects one of the following): • The UiIRS bit is set to 0 (no data in the UiTB register): when data is transferred from the UiTB register to the UARTi transmit shift register (transmit operation started) • The UiIRS bit is set to 1 (transmit operation completed): when data transmit operation from the UARTi transmit shift register is completed Receive interrupt: • When data is transferred from the UARTi receive shift register to the UiRB register (receive operation completed)
Error detection	 Overrun error⁽³⁾ Overrun error occurs when the 7th bit of the next data is received before reading the UiRB register Mode error Mode error occurs when an "L" signal is applied to the SSi pin in master mode
Selectable function	CLK polarity Transmit data output timing and receive data input timing can be selected LSB first or MSB first Data is transmitted or received from either bit 0 or bit 7 Serial data logic inverse Transmit and receive data are logically inverted TXD and RXD I/O polarity Inverse The level output from the TXD pin and the level applied to the RXD pin are inverted. Clock phase One of four combinations of serial clock polarity and phase can be selected

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. If an external clock is selected, ensure that an "H" signal is applied to the CLKi pin when the CKPOL bit in the UiC0 register is set to 0, and that an "L" signal is applied when the CKPOL bit is set to 1.
- 3. If an overrun error occurs, a read from the UiRB register returns undefined values. The IR bit in the SiRIC register remains unchanged as 0 (interrupt not requested).

Table 17.14 Pin Settings in Special Mode 2

		Bit Setting			
Port	Function	PD6, PD7, PD9 Registers ⁽²⁾	PSC Register	PSL0, PSL1, PSL3 Registers	PS0, PS1, PS3 Registers ⁽¹⁾⁽²⁾
P6_0	SS0 input	PD6_0 = 0	_	_	PS0_0 = 0
P6_1	CLK0 output (master)	_	_	PSL0_1 = 0	PS0_1 = 1
	CLK0 input (slave)	PD6_1 = 0	_	_	PS0_1 = 0
P6_2	RXD0 input (master)	PD6_2 = 0	_	_	PS0_2 = 0
	STXD0 output (slave)	_	_	PSL0_2 = 1	PS0_2 = 1
P6_3	TXD0 output (master)	_	_	PSL0_3 = 0	PS0_3 = 1
	SRXD0 input (slave)	PD6_3 = 0	_	_	PS0_3 = 0
P6_4	SS1 input	PD6_4 = 0	_	_	PS0_4 = 0
P6_5	CLK1 output (master)	_	_	PSL0_5 = 0	PS0_5 = 1
	CLK1 input (slave)	PD6_5 = 0	_	_	PS0_5 = 0
P6_6	RXD1 input (master)	PD6_6 = 0	-	_	PS0_6 = 0
	STXD1 output (slave)	_	-	PSL0_6 = 1	PS0_6 = 1
P6_7	TXD1 output (master)	_	_	PSL0_7 = 0	PS0_7 = 1
	SRXD1 input (slave)	PD6_7 = 0	-	_	PS0_7 = 0
P7_0 ⁽³⁾	TXD2 output (master)	_	PSC_0 = 0	PSL1_0 = 0	PS1_0 = 1
	SRXD2 input (slave)	PD7_0 = 0	-	_	PS1_0 = 0
P7_1 ⁽³⁾	RXD2 input (master)	PD7_1 = 0	-	_	PS1_1 = 0
	STXD2 output (slave)	_	-	PSL1_1 = 1	PS1_1 = 1
P7_2	CLK2 output (master)	_	PSC_2 = 0	PSL1_2 = 0	PS1_2 = 1
	CLK2 input (slave)	PD7_2 = 0	_	_	PS1_2 = 0
P7_3	SS2 input	PD7_3 = 0	_	_	PS1_3 = 0
P9_0	CLK3 output (master)	_	_	PSL3_0 = 0	PS3_0 = 1
	CLK3 input (slave)	PD9_0 = 0	_	_	PS3_0 = 0
P9_1	RXD3 input (master)	PD9_1 = 0	_	_	PS3_1 = 0
	STXD3 output (slave)	_	_	PSL3_1 = 1	PS3_1 = 1
P9_2	TXD3 output (master)	_	_	PSL3_2 = 0	PS3_2 = 1
	SRXD3 input (slave)	PD9_2 = 0	_	_	PS3_2 = 0
P9_3	SS3 input	PD9_3 = 0	_	PSL3_3 = 0	PS3_3 = 0
P9_4	SS4 input	PD9_4 = 0	_	PSL3_4 = 0	PS3_4 = 0
P9_5	CLK4 output (master)	_	_	_	PS3_5 = 1
	CLK4 input (slave)	PD9_5 = 0	_	PSL3_5 = 0	PS3_5 = 0
P9_6	TXD4 output (master)	_	_	_	PS3_6 = 1
	SRXD4 input (slave)	PD9_6 = 0	-	PSL3_6 = 0	PS3_6 = 0
P9_7	RXD4 input (master)	PD9_7 = 0	_	_	PS3_7 = 0
	STXD4 output (slave)	_	_	PSL3_7 = 1	PS3_7 = 1

- 1. Set registers PS0, PS1, and PS3 after setting other registers.
- 2. Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.
- 3. P7_0 and P7_1 are N-channel open drain output ports.




Figure 17.27 Register Settings in Special Mode 2

17.1.4.1 Master Mode

Master mode is entered when the DINC bit in the UiSMR3 register (i = 0 to 4) is set to 1. The following pins are used in master mode.

- TXDi: transmit data output
- RXDi: receive data input
- CLKi: serial clock output

To use the SS function, set the SSE bit in the UiSMR3 register to 1. A transmit and receive operation is performed while an "H" is applied to the \overline{SSi} pin. If an "L" is applied to the \overline{SSi} pin, the ERR bit in the UiSMR3 register becomes 1 (mode error occurred) and pins CLKi and TXDi are placed in high-impedance states. Set the UiIRS bit in the UiC1 register to 1 (Transmit completion as interrupt source) to verify whether a mode error has occurred or not by checking the EER bit in the transmission complete interrupt routine. To resume serial communication after a mode error occurs, set the ERR bit to 0 (no mode error) while an "H" signal is applied to the \overline{SSi} pin. Pins TXDi and CLKi become in output mode.

17.1.4.2 Slave Mode

Slave mode is entered when the DINC bit in the UiSMR3 register is set to 0. The following pins are used in slave mode.

- STXDi: transmit data output
- SRXDi: receive data input
- CLKi: serial clock input

To use the SS function, set the SSE bit in the UiSMR3 register to 1. When an "L" signal is applied to the \overline{SSi} input pin, the serial clock input is enabled, and a transmit and receive operation becomes available. When an "H" signal is applied to the \overline{SSi} pin, the serial clock input to the CLKi pin is ignored and the STXDi pin is placed in a high-impedance state.




Figure 17.28 Serial Bus Communication Control with SSi Pin

17.1.4.3 Clock Phase Setting Function

The clock polarity and clock phase are selected from four combinations of the CKPH and CKPOL bits in the UiSMR3 register (i = 0 to 4). The master must have the same serial clock polarity and phase as the slaves involved in the communication. Figure 17.29 shows a transmit and receive operation timing.




Figure 17.29 Transmit and Receive Operation Timing in Special Mode 2

17.1.5 Special Mode 3 (GCI Mode)

Full-duplex clock synchronous serial communications are allowed in this mode. When a trigger is input to the $\overline{\text{CTSi}}$ (i = 0 to 4) pin, the internal clock which is synchronized with the continuous external clock is generated, and a transmit and receive operation is started.

Table 17.15 lists specifications of GCI mode. Table 17.16 list pin settings. Figure 17.30 shows register settings.

Table 17.15 GCI Mode Specifications

Item	Specification		
Data format	Data length: 8 bits long		
Serial clock	Select the external clock Set the CKDIR bit in the UiMR register (i = 0 to 4) to 1 (external clock). When a trigger is input, the external clock or the clock divided by 2 becomes the serial clock.		
Transmit and receive start condition	A transmit and receive operation starts when a trigger is input to the CTSi pin after all the following are met: • Set the TE bit in the UiC1 register to 1 (transmit operation enabled) • The TI bit in the UiC1 register is 1 (data in the UiTB register) • Set the RE bit in the UiC1 register to 1 (receive operation enabled) • Set the SCLKSTPB bit in the UiC1 register is set to 0 (clock-divided synchronization stopped) The SCLKSTPB bit becomes 1 (clock-divided synchronization started) when a trigger is input to the CTSi pin		
Transmit and receive stop condition	The SCLKSTPB bit in the UiC1 register is set to 0		
Interrupt request generation timing	Transmit interrupt (The UiIRS bit in the UiC1 register selects one of the following): • The UiIRS bit is set to 0 (no data in the UiTB register): when data is transferred from the UiTB register to the UARTi transmit shift register (transmit operation started) • The UiIRS bit is set to 1 (transmit operation completed): when data transmit operation from the UARTi transmit shift register is completed Receive interrupt: • When data is transferred from the UARTi receive shift register to the UiRB register (receive operation completed)		
Error detection	Overrun error ⁽¹⁾ Overrun error occurs when the 7th bit of the next data is received before reading the UiRB register		

NOTE:

1. If an overrun error occurs, a read from the UiRB register returns undefined values. The IR bit in the SiRIC register remains unchanged as 0 (interrupt not requested).

Table 17.16 Pin Settings in GCI Mode

		Bit Setting			
Port	Function	PD6, PD7, PD9 Registers ⁽²⁾	PSC Register	PSL0, PSL1, PSL3 Registers	PS0, PS1, PS3 Registers ⁽¹⁾⁽²⁾
P6_0	CTS0 input ⁽³⁾	PD6_0 = 0	_	-	PS0_0 = 0
P6_1	CLK0 input	PD6_1 = 0	_	_	PS0_1 = 0
P6_2	RXD0 input	PD6_2 = 0	_	_	PS0_2 = 0
P6_3	TXD0 output	_	_	PSL0_3 = 0	PS0_3 = 1
P6_4	CTS1 input ⁽³⁾	PD6_4 = 0	-	_	PS0_4 = 0
P6_5	CLK1 input	PD6_5 = 0	_	_	PS0_5 = 0
P6_6	RXD1 input	PD6_6 = 0	_	-	PS0_6 = 0
P6_7	TXD1 output	_	_	PSL0_7 = 0	PS0_7 = 1
P7_0 ⁽⁴⁾	TXD2 output	_	PSC_0 = 0	PSL1_0 = 0	PS1_0 = 1
P7_1	RXD2 input	PD7_1 = 0	-	_	PS1_1 = 0
P7_2	CLK2 input	PD7_2 = 0	_	_	PS1_2 = 0
P7_3	CTS2 input ⁽³⁾	PD7_3 = 0	_	_	PS1_3 = 0
P9_0	CLK3 input	PD9_0 = 0	-	_	PS3_0 = 0
P9_1	RXD3 input	PD9_1 = 0	_	_	PS3_1 = 0
P9_2	TXD3 output	_	_	PSL3_2 = 0	PS3_2 = 1
P9_3	CTS3 input ⁽³⁾	PD9_3 = 0	_	PSL3_3 = 0	PS3_3 = 0
P9_4	CTS4 input ⁽³⁾	PD9_4 = 0	_	PSL3_4 = 0	PS3_4 = 0
P9_5	CLK4 input	PD9_5 = 0	_	PSL3_5 = 0	PS3_5 = 0
P9_6	TXD4 output	_	_	_	PS3_6 = 1
P9_7	RXD4 input	PD9_7 = 0	_	_	PS3_7 = 0

- 1. Set registers PS0, PS1, and PS3 after setting other registers.
- 2. Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.
- 3. CTS input is used as a trigger signal input.
- 4. P7_0 is an N-channel open drain output port.




Figure 17.30 Register Settings in GCI Mode

Set the SU1HIM bit in the UiSMR2 register (i = 0 to 4) and the SCLKDIV bit in the UiSMR register to values shown in Table 17.17, and apply a trigger signal to the \overline{CTSi} pin. Then, the SCLKSTPB bit becomes 1 and a transmit and receive operation starts. Either the same clock cycle as the external clock or the external clock cycle divided by two can be selected for the serial clock.

When the SCLKSTPB bit in the UiC1 register is set to 0, a transmission and reception in progress stops immediately.

Figure 17.31 shows an example of the clock-divided synchronous function.

Table 17.17 Clock-Divided Synchronous Function Select

SCLKDIV bit in the UiSMR register	SU1HIM bit in the UiSMR2 register	Clock-Divided Synchronous Function
0	0	Not synchronized
0	1	Same clock cycle as the external clock
1	0 or 1	External clock cycle divided by 2




Figure 17.31 Clock-Divided Synchronous Function

17.1.6 Special Mode 4 (SIM Mode)

In SIM mode, the MCU can communicate with SIM interface devices using UART mode. Both direct and inverse formats are available. The TXDi pin (i = 0 to 4) outputs a low-level ("L") signal when a parity error is detected.

Table 17.18 lists specifications of SIM mode. Table 17.19 list pin settings. Figure 17.32 lists register settings. Figure 17.33 shows an example of SIM interface operation. Figure 17.34 shows an example of SIM interface connection.

Table 17.18 SIM Mode Specifications

Item	Specification
Data format	Data length 8-bit UART mode One stop bit Direct format: Parity: even Data logic: direct (not inverted) Bit order: LSB first Inverse format: Parity: odd Data logic: inverse (inverted) Bit order: MSB first
Baud rate	Set the CKDIR bit in the UiMR register is 0 (internal clock): fj / (16 (m + 1)) fj = f1, f8, f2n ⁽¹⁾ m: setting value of the UiBRG register (00h to FFh)
Transmit/receive control	CTS/RTS function disabled
Transmit start condition	To start transmit operation, all of the following must be met: • Set the TE bit in the UiC1 register to 1 (transmit operation enabled) • The TI bit in the UiC1 register is 0 (data in the UiTB register)
Receive start condition	To start receive operation, all of the following must be met: • Set the RE bit in the UiC1 register to 1 (receive operation enabled) • The start bit is detected
Interrupt request generation timing	Transmit interrupt: • Set the UiIRS bit to 1 (transmit operation completed) when the stop bit is output from the UARTi transmit shift register Receive interrupt: • when data is transferred from the UARTi receive shift register to the UiRB register (receive operation completed)
Error detection	 Overrun error⁽²⁾ Overrun error occurs when the preceding bit of the stop bit of the next data is received before reading the UiRB register Framing error Framing error occurs when the number of the stop bits set using the STPS bit in the UiMR register is not detected Parity error Parity error occurs when parity is enabled and the received data does not have the correct even or odd parity set with the PRY bit in the UiMR register. Error sum flag Error sum flag is set to 1 when an overrun, framing, or parity error occurs

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. If an overrun error occurs, a read from the UiRB register returns undefined values. The IR bit in the SiRIC register remains unchanged as 0 (interrupt not requested).

Table 17.19 Pin Settings in SIM Mode

		Bit Setting			
Port	Function	PD6, PD7, PD9 Registers ⁽²⁾	PSC Register	PSL0, PSL1, PSL3 Registers	PS0, PS1, PS3 Registers ⁽¹⁾⁽²⁾
P6_2	RXD0 input	PD6_2 = 0		-	PS0_2 = 0
P6_3	TXD0 output	_		PSL0_3 = 0	PS0_3 = 1
P6_6	RXD1 input	PD6_6 = 0		_	PS0_6 = 0
P6_7	TXD1 output	_		PSL0_7 = 0	PS0_7 = 1
P7_0 ⁽³⁾	TXD2 output	_	PSC_0 = 0	PSL1_0 = 0	PS1_0 = 1
P7_1	RXD2 input	PD7_1 = 0	_	_	PS1_1 = 0
P9_1	RXD3 input	PD9_1 = 0	_	_	PS3_1 = 0
P9_2	TXD3 output	_	_	PSL3_2 = 0	PS3_2 = 1
P9_6	TXD4 output	-	-	-	PS3_6 = 1
P9_7	RXD4 input	PD9_7 = 0	_	_	PS3_7 = 0

- 1. Set registers PS0, PS1, and PS3 after setting other registers.
- 2. Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.
- 3. P7_0 is an N-channel open drain output port.




Figure 17.32 Register Settings in SIM Mode




Figure 17.33 SIM Interface Operation




Figure 17.34 SIM Interface Connection

17.1.6.1 Parity Error Signal Output Function

When the UiERE bit in the UiC1 register (i = 0 to 4) is set to 1 (error signal output), the parity error signal output is enabled. The parity error signal is output when a parity error is detected upon receiving data, and an "L" signal is output from the TXDi pin in the timing shown in Figure 17.35. If the UiRB register is read while a parity error signal is output, the PER bit in the UiRB register is set to 0 (parity error not occurred) and the TXDi pin level becomes back to "H".

To determine whether the parity error signal is output or not, read the port that shares a pin with the RXDi pin in the transmission complete interrupt routine.




Figure 17.35 Parity Error Signal Output Timing

17.1.6.2 Formats

17.1.6.2.1 Direct Format

When data is transmitted, data set in the UiTB register (i = 0 to 4) is transmitted with even parity, starting from D0. When data is received, received data is stored into the UiRB register, starting from D0. A parity error is determined with even parity.

Set the bits as follows to transmit or receive in the direct format.

- Set the PRYE bit in the UiMR register to 1 (parity enabled).
- Set the PRY bit in the UiMR register to 1 (even parity).
- Set the UFORM bit in the UiC0 register to 0 (LSB first).
- Set the UiLCH bit in the UiC1 register to 0 (not inverted).

17.1.6.2.2 Inverse Format

When data is transmitted, values set in the UiTB register are logically inverted. The data with the inverted values is transmitted with odd parity, starting from D7. When data is received, received data is logically inverted to be stored into the UiRB register, starting from D7. A parity error is determined with odd parity. Set the bits as follows to transmit or receive in the inverse format.

- Set the PRYE bit to 1 (parity enabled).
- Set the PRY bit to 0 (odd parity).
- Set the UFORM bit to 1 (MSB first).
- Set the UiLCH bit to 1 (inverted).




Figure 17.36 SIM Interface Formats

18. A/D Converter

M32C/8A Group has one 10-bit successive approximation A/D converter with a capacitance coupled amplifier. The results of A/D conversion are stored into the AD0i registers (i = 0 to 7) corresponding to the selected pins. When using DMAC operating mode, the conversion results are stored only into the AD00 register.

Table 18.1 lists specifications of the A/D converter. Figure 18.1 shows a block diagram of the A/D converter. Figures 18.2 to 18.6 show registers associated with the A/D converter.

NOTE

This section is described in the 144-pin package as an example. Pins AN15_0 to AN15_7 are not provided in the 100-pin package.

Table 18.1 A/D Converter Specifications

Item	Specification
A/D conversion method	Successive approximation (with capacitance coupled amplifier)
Analog input voltage	0 V to AVCC (VCC1)
Operating clock $\phi AD^{(1)}$	fAD, fAD/2, fAD/3, fAD/4, fAD/6, fAD/8
Resolution	Selectable from 8 bits or 10 bits
Operating modes	One-shot mode Repeat mode Single sweep mode Repeat sweep mode 0 Repeat sweep mode 1 Multi-port single sweep mode Multi-port repeat sweep mode 0
Analog input pins ⁽²⁾	144 pin package: 18 pins 8 pins each for AN (AN_0 to AN_7), AN15 (AN15_0 to AN15_7) 2 extended input pins (ANEX0 and ANEX1) 100 pin package: 10 pins 8 pins for AN (AN_0 to AN_7) 2 extended input pins (ANEX0 and ANEX1)
A/D conversion start condition	Software trigger The ADST bit in the AD0CON0 register is set to "1" (A/D conversion starts). External trigger (retrigger is enabled) When the falling edge is detected at the ADTRG pin after the ADST bit is set to 1. Hardware trigger (retrigger is enabled) Timer B2 interrupt request of the three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1.
Conversion rate per pin	 Without sample and hold function 8-bit resolution: 49 φAD cycles, 10-bit resolution: 59 φAD cycles With sample and hold function 8-bit resolution: 28 φAD cycles, 10-bit resolution: 33 φAD cycles

- 1. The ϕ AD frequency must be16 MHz or lower when VCC1 = 4.2 to 5.5 V. The ϕ AD frequency must be10 MHz or lower when VCC1 = 3.0 to 5.5 V. Without the sample and hold function, the ϕ AD frequency must be 250 kHz or higher. With the sample and hold function, the ϕ AD frequency must be 1 MHz or higher.
- 2. AVCC = VCC1 AD input (AN_0 to AN_7, AN15_0 to AN15_7, ANEX0, ANEX1) ≤ VCC1






Figure 18.1 A/D Converter Block Diagram



- 1. If the AD0CON0 register is rewritten during A/D conversion, the conversion result will be incorrect.
- 2. Analog input pins must be configured again after an A/D operating mode is changed.
- 3. Bit CH2 to CH0 is enabled in one-shot mode and repeat mode.
- 4. To set the TRG bit to 1, select a trigger source using the TRG0 bit in the AD0CON2 register. Then, set the ADST bit to 1 after the TRG bit is set to 1.

CKS2 bit in AD0CON3 register	CKS0 bit in AD0CON0 register	CKS1 bit in AD0CON1 register	φAD		
	0	0	fAD divided by 4		
0	0	1	fAD divided by 3		
U	1	1	1	0	fAD divided by 2
		1	fAD		
1	0	0	1	0	fAD divided by 8
l	O	1	fAD divided by 6		

Figure 18.2 AD0CON0 Register



- 1. If the AD0CON1 register is rewritten during A/D conversion, the conversion result will be incorrect.
- Bits SCAN1 and SCAN0 are enabled in single sweep mode, repeat sweep mode 0, 1, multi-port single sweep mode, and multi-port repeat sweep mode 0.
- 3. These are prioritized pins used for A/D conversion when the MD2 bit is set to 1.
- 4. When the MSS bit in the AD0CON3 register is set to 1 (multi-port sweep mode used);
 - -set bits SCAN1 and SCAN0 to 11b
 - -set the MD2 bit to 0
 - -set bits OPA1 and OPA0 to 00b.
- 5. Refer to the note for the CKS0 bit in the AD0CON0 register.
- 6. Bits OPA1 and OPA0 can be set to 01b or 10b in one-shot mode and repeat mode. Set these bits to 00b or 11b in other modes.
- Do not set the VCUT bit to 0 during A/D conversion. Even if the VCUT bit is set to 0, VREF remains connected to the D/A converter.
- 8. When the VCUT bit is set to 1 from 0, wait for 1 $\,\mu s$ or more to start the A/D conversion.

Figure 18.3 AD0CON1 Register






Figure 18.4 AD0CON2 Register



- 1. If the AD0CON3 register is rewritten during A/D conversion, the conversion result will be incorrect.
- 2. The AD0CON3 register may return an incorrect value if read during A/D conversion. It must be read or written after the A/D conversion stops.
 3. When the MSS bit is set to 1;
- - -set the DUS bit to 1 and configure DMAC.
 -set bits MD1 and MD0 in the AD0CON0 register to 10b or 11b.
- -set bits SCAN1 and SCAN0 in the AD0CON1 register to 11b, the MD2 bit to 0, bits OPA1 and OPA0 to 00b.
- -set bits APS1 and APS0 in the AD0CON2 register to 01b.
- -set bits MPS11 and MPS10 to 01b.
- 4. Refer to the note for the CKS0 bit in the AD0CON0 register.
- 5. Bits MSF1 and MSF0 are enabled when the MSS bit is set to 1. When the MSS bit is set to 0, a read from these bits returns an undefined value.

Figure 18.5 **AD0CON3** Register


18. A/D Converter M32C/8A Group



NOTES:

- 1. If the AD0CON4 register is rewritten during A/D conversion, the conversion result will be incorrect.
- 2. Set bits MPS11 and MPS10 to 00b in the 100-pin package.
- 3. When the MSS bit in the ADOCON3 register is set to 0 (multi-port sweep mode not used), set bits MPS11 and MPS10 to 00b. When the MSS bit is set to 1 (multi-port sweep mode used), set bits MPS11 and MPS10 to 01b.

A/D0 Register $i^{(1, 2, 3, 4)}$ (i = 0 to 7)



- 1. When the AD0i register is read by program in DMAC operating mode, the conversion result is incorrect.
- 2. If the next A/D conversion result is stored before reading the previous result in the AD0i register, the result will be incorrect.
- Only AD00 register is enabled in DMAC operating mode. The contents of other registers are undefined.
 When using both DMAC operating mode and 10-bit mode, select a 16-bit transfer for DMAC.

Figure 18.6 AD0CON4 Register, AD00 to AD07 Registers

If analog input shares the pin with other peripheral function inputs, a through current may flow to the peripheral function inputs when an intermediate voltage is applied to the pin. To prevent through current, set the control bit for the corresponding pin to 1, and other peripheral inputs are disconnected.

Table 18.2 Analog Input Pin Setting

Pin	Function	Control Bit		
F		PSC Register	PSL3 Register	
P9_5	ANEX0	-	PSL3_5 = 1	
P9_6	ANEX1	_	PSL3_6 = 1	
P10_4	AN_4		_	
P10_5	AN_5	PSC_7 = 1	_	
P10_6	AN_6	F30_ <i>I</i> = 1	_	
P10_7	AN_7		_	

18.1 Mode Descriptions

The A/D converter has seven different modes. Table 18.3 lists settings for these modes.

Table 18.3 Mode Settings

Mode	AD0CON	0 register	AD0CON1 register	AD0CON	3 register
lviode	MD1 bit	MD0 bit	MD2 bit	MSS bit	DUS bit
One-shot mode	0	0	0	0	-
Repeat mode	0	1	0	0	-
Single sweep mode	1	0	0	0	_
Repeat sweep mode 0	1	1	0	0	_
Repeat sweep mode 1	1	1	1	0	_
Multi-port single sweep mode	1	0	0	1	1
Multi-port repeat sweep mode 0	1	1	0	1	1

^{-:} Can be either 0 or 1.

18.1.1 One-Shot Mode

In one-shot mode, analog voltage applied to a selected pin is converted to a digital code once. Table 18.4 lists specifications of one-shot mode.

Table 18.4 One-Shot Mode Specifications

Item	Specification
Function	Analog voltage applied to a selected pin is converted once
Analog input pins	Select one pin from AN_0 to AN_7, AN15_0 to AN15_7, ANEX0, or ANEX1 The following register settings determine which pin is used: • Bits CH2 to CH0 in the AD0CON0 register • Bits OPA1 and OPA0 in the AD0CON1 register • Bits APS1 and APS0 in the AD0CON2 register
Start Condition	Software trigger is selected. (TRG bit in the AD0CON0 register = 0): • the ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts) External trigger, hardware trigger is selected (TRG bit = 1): • TRG0 bit in the AD0CON2 register = 0 The falling edge is detected on the ADTRG pin after the ADST bit is set to 1 • TRG0 bit = 1 Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1.
Stop condition	 A/D conversion is completed (the ADST bit becomes 0 when software trigger is selected). Set the ADST bit to 0 by program (A/D conversion stops).
Interrupt request generation timing	When the A/D conversion is completed
Read of A/D conversion result	 DMAC operating mode is not used (DUS bit in the AD0CON3 register = 0): Read the AD0j register (j = 0 to 7) corresponding to a selected pin by program. DMAC operating mode is used (DUS bit = 1): A/D conversion result is stored into the AD00 register after A/D conversion is completed. Then, DMAC transfers the data from the AD00 register to a given memory space. (Refer to 13. DMAC for DMAC settings)

18.1.2 Repeat Mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. Table 18.5 lists specifications of repeat mode.

Table 18.5 Repeat Mode Specifications

Item	Specification
Function	Analog voltage applied to a selected pin is repeatedly converted
Analog input pins	Select one pin from AN_0 to AN_7, AN15_0 to AN15_7, ANEX0, or ANEX1 The following register settings determine which pin is used: • Bits CH2 to CH0 in the AD0CON0 register • Bits OPA1 and OPA0 in the AD0CON1 register • Bits APS1 and APS0 in the AD0CON2 register
Start condition	Software trigger is selected. (TRG bit in the AD0CON0 register = 0): • the ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts) External trigger, hardware trigger is selected (TRG bit = 1): • TRG0 bit in the AD0CON2 register = 0 The falling edge is detected on the ADTRG pin after the ADST bit is set to 1 • TRG0 bit = 1 Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1.
Stop condition	Set the ADST bit register to 0 (A/D conversion stops)
Interrupt request generation timing	 DMAC operating mode is not used (DUS bit in the AD0CON3 register = 0): Interrupt request is not generated. DMAC operating mode is used (DUS bit = 1): Interrupt request is generated every time each A/D conversion is completed.
Read of A/D conversion result	 DMAC operating mode is not used (DUS bit = 0): Read the AD0j register (j = 0 to 7) corresponding to a selected pin by program. DMAC operating mode is used (DUS bit = 1): A/D conversion result is stored into the AD00 register after A/D conversion is completed. Then, DMAC transfers the data from the AD00 register to a given memory space. (Refer to 13. DMAC for DMAC settings)

18.1.3 Single Sweep Mode

In single sweep mode, analog voltage that is applied to multiple selected pins is converted to a digital code once for each pin.

Table 18.6 lists specifications of single sweep mode.

Table 18.6 Single Sweep Mode Specifications

Item	Specification	
Function	Analog voltage applied to selected pins is converted once for each pin	
Analog input pins	Select one of the following. • 2 pins (ANi_0 and ANi_1) (i = none, 15) • 4 pins (ANi_0 to ANi_3) • 6 pins (ANi_0 to ANi_5) • 8 pins (ANi_0 to ANi_7) The following register settings determine which pins are used: • Bits SCAN1 and SCAN0 in the AD0CON1 register • Bits APS1 and APS0 in the AD0CON2 register	
Start condition	Software trigger is selected. (TRG bit in the AD0CON0 register = 0): • the ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts) External trigger, hardware trigger is selected (TRG bit = 1): • TRG0 bit in the AD0CON2 register = 0 The falling edge is detected on the ADTRG pin after the ADST bit is set to 1 • TRG0 bit = 1 Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1.	
Stop condition	 A sequence of A/D conversions is completed (the ADST bit becomes 0 when software trigger is selected) Set the ADST bit to 0 by program (A/D conversion stops) 	
Interrupt request generation timing	 DMAC operating mode is not used (DUS bit in the AD0CON3 register = 0): Interrupt request is generated after a sequence of A/D conversions is completed. DMAC operating mode is used (DUS bit = 1): Interrupt request is generated every time each A/D conversion is completed 	
Read of A/D conversion result	DMAC operating mode is not used (DUS bit = 0): Read the AD0j register (j = 0 to 7) corresponding to a selected pin by program. DMAC operating mode is used (DUS bit = 1): A/D conversion result is stored into the AD00 register after A/D conversion is completed. Then, DMAC transfers the data from the AD00 register to a given memory space. (Refer to 13. DMAC for DMAC settings)	

18.1.4 Repeat Sweep Mode 0

In repeat sweep mode 0, analog voltage applied to multiple selected pins is repeatedly converted to a digital code.

Table 18.7 lists specifications of repeat sweep mode 0.

Table 18.7 Repeat Sweep Mode 0 Specifications

Item	Specification	
Function	Analog voltage applied to selected pins is repeatedly converted	
Analog input pins	Select one of the following. 2 pins (ANi_0 and ANi_1) (i = none, 15) 4 pins (ANi_0 to ANi_3) 6 pins (ANi_0 to ANi_5) 8 pins (ANi_0 to ANi_7) The following register settings determine which pins are used: • Bits SCAN1 and SCAN0 in the AD0CON1 register • Bits APS1 and APS0 in the AD0CON2 register	
Start condition	Software trigger is selected. (TRG bit in the AD0CON0 register = 0): • the ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts) External trigger, hardware trigger is selected (TRG bit = 1): • TRG0 bit in the AD0CON2 register = 0 The falling edge is detected on the ADTRG pin after the ADST bit is set to 1 • TRG0 bit = 1 Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1.	
Stop condition	Set the ADST bit register to 0 (A/D conversion stops)	
Interrupt request generation timing	 DMAC operating mode is not used (DUS bit in the AD0CON3 register = 0): Interrupt request is not generated DMAC operating mode is used (DUS bit = 1): Interrupt request is generated every time each A/D conversion is completed 	
Read of A/D conversion result	 DMAC operating mode is not used (DUS bit = 0): Read the AD0j register (j = 0 to 7) corresponding to a selected pin by program. DMAC operating mode is used (DUS bit = 1): A/D conversion result is stored into the AD00 register after A/D conversion is completed. Then, DMAC transfers the data from the AD00 register to a given memory space. (Refer to 13. DMAC for DMAC settings) 	

18.1.5 Repeat Sweep Mode 1

In repeat sweep mode 1, analog voltage applied to eight pins, prioritizing one to four pins, is repeatedly converted to a digital code.

Table 18.8 lists specifications of repeat sweep mode 1.

Table 18.8 Repeat Sweep Mode 1 Specification

Item	Specification	
Function	Analog voltage applied to 8 selected pins, prioritizing one to four pins, is repeatedly converted.	
Analog input pins	ANi_0 to ANi_7 (8 pins are selected from these pins) (i = none, 15)	
Prioritized pins	Select one of the following. • single pin (ANi_0) • 2 pins (ANi_0 and ANi_1) • 3 pins (ANi_0 to ANi_2) • 4 pins (ANi_0 to ANi_3) The following register settings determine which pins are used: • Bits SCAN1 and SCAN0 in the AD0CON1 register • Bits APS1 and APS0 in the AD0CON2 register	
Start condition	Software trigger is selected. (TRG bit in the AD0CON0 register = 0): • the ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts) External trigger, hardware trigger is selected (TRG bit = 1): • TRG0 bit in the AD0CON2 register = 0 The falling edge is detected on the ADTRG pin after the ADST bit is set to 1 • TRG0 bit = 1 Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1. (retrigger of external trigger is invalid)	
Stop condition	Set the ADST bit is set to 0 (A/D conversion stops)	
Interrupt request generation timing	 DMAC operating mode is not used (DUS bit in the AD0CON3 register = 0): Interrupt request is not generated. DMAC operating mode is used (DUS bit = 1): Interrupt request is generated every time each A/D conversion is completed. 	
Read of A/D conversion result	 DMAC operating mode is not used (DUS bit = 0): Read the AD0j register (j = 0 to 7) corresponding to a selected pin by program. DMAC operating mode is used (DUS bit = 1): A/D conversion result is stored into the AD00 register after A/D conversion is completed. Then, DMAC transfers the data from the AD00 register to a given memory space. (Refer to 13. DMAC for DMAC settings) 	




Figure 18.7 Transition Diagram of Pins used in A/D Conversion in Repeat Sweep Mode 1

18.1.6 Multi-Port Single Sweep Mode

In multi-port single sweep mode, analog voltage applied to 16 selected pins is converted to a digital code once for each pin. Set the DUS bit in the AD0CON3 register to 1 (DMAC operating mode enabled). Table 18.9 lists specifications of multi-port single sweep mode.

Table 18.9 Multi-Port Single Sweep Mode Specifications

Item	Specification	
Function	Analog voltage applied to the 16 selected pins is repeatedly converted once for each pin in the following order: AN_0 to AN_7 \rightarrow AN15_0 to AN15_7	
Analog input pins	• AN_0 → AN_1 → ··· → AN_7 → AN15_0 → AN15_1 → ··· → AN15_7 The following register settings determine which pins are used: Bits MPS11 and MPS10 in the AD0CON4 register	
Start condition	Software trigger is selected. (TRG bit in the AD0CON0 register = 0): • the ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts) External trigger, hardware trigger is selected (TRG bit = 1): • TRG0 bit in the AD0CON2 register = 0 The falling edge is detected on the ADTRG pin after the ADST bit is set to 1 • TRG0 bit = 1 Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1.	
Stop condition	A sequence of A/D conversions is completed (the ADST bit becomes 0 when software trigger is selected) Set the ADST bit to 0 by program (A/D conversion stops)	
Interrupt request generation timing	An interrupt request is generated every time each A/D conversion is completed (Set the DUS bit in the AD0CON3 register to 1)	
Read of A/D conversion result	A/D conversion result is stored into the AD00 register after A/D conversion is completed. Then, DMAC transfers the data from the AD00 register to a given memory space. Refer to 13. DMAC for DMAC settings. (Set the DUS bit in the AD0CON3 register to 1)	

18.1.7 Multi-Port Repeat Sweep Mode 0

In multi-port repeat sweep mode 0, analog voltage that is applied to 16 selected pins is repeatedly converted to a digital code. Set the DUS bit in the AD0CON3 register to 1 (DMAC operating mode enabled). Table 18.10 lists specifications of multi-port repeat sweep mode 0.

Table 18.10 Multi-Port Repeat Sweep Mode 0 Specifications

Item	Specification
Function	Analog voltage applied to the 16 selected pins is repeatedly converted in the following order: AN_0 to AN_7 \rightarrow AN15_0 to AN15_7
Analog input pins	• AN_0 → AN_1 → ··· → AN_7 → AN15_0 → AN15_1 → ··· → AN15_7 The following register settings determine which pins are used: Bits MPS11 and MPS10 in the AD0CON4 register
Start condition	Software trigger is selected. (TRG bit in the AD0CON0 register = 0): • the ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts) External trigger, hardware trigger is selected (TRG bit = 1): • TRG0 bit in the AD0CON2 register = 0 The falling edge is detected on the ADTRG pin after the ADST bit is set to 1 • TRG0 bit = 1 Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1.
Stop condition	Set the ADST bit is set to 0 (A/D conversion stops)
Interrupt request generation timing	An interrupt request is generated every time each A/D conversion is completed (Set the DUS bit in the AD0CON3 register to 1)
Read of A/D conversion result	A/D conversion result is stored into the AD00 register after A/D conversion is completed. Then, DMAC transfers the data from the AD00 register to a given memory space. Refer to 13. DMAC for DMAC settings (Set the DUS bit in the AD0CON3 register to 1)

18.2 Functions

18.2.1 Resolution

The BITS bit in the AD0CON1 register determines the resolution. When the BITS bit is set to 1 (10-bit mode), the A/D conversion result is stored into bits 9 to 0 in the AD0i register (i = 0 to 7). When the BITS bit is set to 0 (8-bit mode), the A/D conversion result is stored into bits 7 to 0 in the AD0i register.

18.2.2 Sample and Hold

When the SMP bit in the AD0CON2 register is set to 1 (with sample and hold), the A/D conversion rate per pin increases to $28 \text{ }\phi\text{AD}$ cycles for 8-bit resolution and $33 \text{ }\phi\text{AD}$ cycles for 10-bit resolution. The sample and hold function is available in all operating modes. Start A/D conversion after selecting whether the sample and hold circuit is used or not.

18.2.3 Trigger Select Function

The TRG bit in the AD0CON0 register and the TRG0 bit in the AD0CON2 register determine a trigger to start A/D conversion. Table 18.11 lists setting values for the trigger select function.

Table 1011. Higgs Colour allower Colourg Talace				
Bit and Setting		Time		
AD0CON0 Register	AD0CON2 Register	Trigger		
TRG = 0	-	Software trigger A/D conversion starts when the ADST bit in the AD0CON0 register is set to 1		
TRG = 1 ⁽¹⁾	TRG0 = 0	External trigger ⁽²⁾ Falling edge of a signal applied to ADTRG		
	TRG0 = 1	Hardware trigger ⁽²⁾ Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting)		

Table 18.11 Trigger Select Function Setting Values

NOTES:

- 1. A/D conversion starts when the ADST bit is set to 1 (A/D conversion starts) and a trigger is generated.
- 2. A/D conversion starts over from the beginning, if an external trigger or a hardware trigger is inserted during A/D conversion. (A/D conversion in progress is aborted.)

18.2.4 DMAC Operating Mode

DMAC operating mode is available in all operating modes. To select multi-port single sweep mode or multi-port repeat sweep mode 0, DMAC operating mode must be used. When the DUS bit in the AD0CON3 register is set to 1 (DMAC operating mode used), all A/D conversion results are stored into the AD00 register. DMAC transfers the result from the AD00 register to a given memory space every time A/D conversion on a single pin is completed. 8-bit DMA transfer must be selected for 8-bit resolution and 16-bit DMA transfer for 10-bit resolution. Refer to 13. DMAC for DMAC instructions.

When using DMAC operating mode in single sweep mode, repeat sweep mode 0, repeat sweep mode 1, multiport single sweep mode, or multiport repeat sweep mode 0, do not generate an external retrigger or hardware retrigger.

18.2.5 Extended Analog Input Pins

In one-shot mode and repeat mode, the ANEX0 pin or ANEX1 pin can be used as the analog input pin. These pins can be selected using bits OPA1 and OPA0 in the AD0CON1 register. The A/D conversion result for ANEX0 input is stored into the AD00 register, and for ANEX1 input into the AD01 register. Both results are stored into the AD00 register when the DUS bit in the AD0CON3 register is set to 1 (DMAC operating mode used).

Set bits APS1 and APS0 in the AD0CON2 register to 00b (AN_0 to AN_7, ANEX0, ANEX1) and the MSS bit in the AD0CON3 register to 0 (multi-port sweep mode not used).

18.2.6 External Operating Amplifier (Op-Amp) Connection Mode

In external op-amp connection mode, multiple analog voltage can be amplified by one external op-amp using extended analog input pins, ANEX0 and ANEX1.

When bits OPA1 and OPA0 are set to 11b (external op-amp connection), voltage applied to pins AN_0 to AN_7 are output from the ANEX0. Amplify this output signal by external op-amp and apply it to the ANEX1.

Analog voltage applied to ANEX1 is converted to a digital code and the A/D conversion result is stored into the corresponding AD0i register (i = 0 to 7). The A/D conversion rate varies depending on the response characteristics of the external op-amp. The ANEX0 pin cannot be connected to the ANEX1 pin directly.

Set bits APS1 and APS0 in the AD0CON2 register to 00b (AN_0 to AN_7, ANEX0, ANEX1).

Figure 18.8 shows a connection example of external op-amp connection mode.

Table 18.12 Extended Analog Input Pin Settings

AD0CON1 Register		ANEX0 Function	ANEX1 Function
OPA1 Bit	OPA0 Bit	ANEXO FUNCTION	ANEXT FUNCTION
0	0	Not used	Not used
0	1	P9_5 as an analog input	Not used
1	0	Not used	P9_6 as an analog input
1	1	Output to external op-amp	Input from external op-amp




Figure 18.8 Connection Example in External Op-Amp Connection Mode

18.2.7 Power Consumption Reduce Function

When not using the A/D converter, the VCUT bit in the AD0CON1 register can disconnect the resistor ladder of the A/D converter from the reference voltage input pin (VREF). As a result, power consumption can be reduced by shutting off any current flow into the resistor ladder from the VREF pin.

When using the A/D converter, set the VCUT bit to 1 (VREF connected) prior to setting the ADST bit in the AD0CON0 register to 1 (A/D conversion starts).

Do not set the VCUT bit to 0 (VREF not connected) during A/D conversion.

Even if the VCUT bit is set to 0, VREF remains connected to the D/A converter.

18.3 Read from the AD0i Register (i = 0 to 7)

Use the following procedure to read the AD0i register by program.

- In one-shot mode and single sweep mode:
 - Ensure that the A/D conversion is completed before reading the corresponding AD0i register. The IR bit in the AD0IC register becomes 1 when the A/D conversion is completed.
- In repeat mode, repeat sweep mode 0, and repeat sweep mode 1:
 - Read the AD0i register after setting the CPU clock as follows.
 - (1) Set the CM07 bit in the CM0 register to 0 (clock selected by the CM21 bit divided by the MCD register).
 - (2) Set the MCD register to 12h (no division).

18.4 Output Impedance of Sensor Equivalent Circuit under A/D Conversion

To take full advantage of the A/D converter performance, Internal capacitor (C) charge shown in Figure 18.9 must be completed within the specified period (T) as sampling time. Output impedance of the sensor equivalent circuit (R0) is determined by the following equation:

$$\begin{split} VC &= VIN \bigg\{ 1 - e^{-\frac{1}{C(R0+R)}t} \bigg\} \\ When \ t &= T, \qquad VC = VIN - \frac{X}{Y}VIN = VIN \bigg(1 - \frac{X}{Y} \bigg) \\ e^{-\frac{1}{C(R0+R)}T} &= \frac{X}{Y} \\ -\frac{1}{C(R0+R)}T &= In \frac{X}{Y} \\ R0 &= -\frac{T}{CIn \frac{X}{Y}} - R \end{split}$$

where:

VC = Internal capacitor voltage

R = Internal resistance of the MCU

X = Accuracy (error) of the A/D converter

Y = Resolution (1024 in 10-bit mode, and 256 in 8-bit mode)

Figure 18.9 shows a connection example of analog input pin and external sensor equivalent circuit.

In the following example, the impedance R0 is obtained from the equation above when VC changes from 0 to VIN-(1/1024)VIN within the time (T), if the difference between VIN and VC becomes 1LSB. (1/1024) means that A/D accuracy drop, due to insufficient capacitor charge, is held to 1LSB at time of A/D conversion in the 10-bit mode. Actual error, however, is the value of absolute accuracy added to 1LSB.

When $\phi AD=10$ MHz, $T=0.3~\mu s$ in A/D conversion with the sample and hold function. Output impedance (R0) enough to complete charging the capacitor (C) within the time (T) is determined by the following equation:

Using T = 0.3 μ s, R = 2.0 $k\Omega$, C = 7.5 pF, X = 1, Y = 1024,

$$R0 = -\frac{0.3 \times 10^{-6}}{7.5 \times 10^{-12} \cdot \ln \frac{1}{1024}} - 2.0 \times 10^{3} \approx 3.8 \times 10^{3} \Omega$$

Thus, the allowable output impedance R0 of the sensor equivalent circuit, making the accuracy (error) 1LSB or less, is approximately 3.8 $k\Omega$ maximum.




Figure 18.9 Analog Input Pin and External Sensor Equivalent Circuit

M32C/8A Group 19. D/A Converter

19. D/A Converter

The D/A converter consists of two independent 8-bit R-2R ladder D/A converter circuits.

Digital code is converted to an analog voltage every time a value to be converted is written to the corresponding DAi register (i = 0, 1).

The DAiE bit in the DACON register determines whether the D/A conversion result is output or not. When the DAiE bit is set to 1 (input enabled), the corresponding port cannot be pulled up.

When the D/A converter is not used, set the DAi register to 00h and the DAiE bit to 0 (output disabled).

Output analog voltage (V) is obtained from the value n (n = decimal) set in the DAi register.

$$V = \frac{VREF \times n}{256}$$
 (n = 0 to 255)

VREF: Reference voltage (VREF remains connected even if the VCUT bit in the AD0CON1 register is set to 0)

Table 19.1 lists specifications of the D/A converter. Figure 19.1 shows a block diagram of the D/A converter. Table 19.2 lists pin settings of DA0 and DA1. Figure 19.2 shows registers associated with the D/A converter. Figure 19.3 shows a D/A converter equivalent circuit.

Table 19.1 D/A Converter Specifications

Item	Specification
D/A conversion method	R-2R
Resolution	8 bits
Analog output pin	2 channels




Figure 19.1 D/A Converter Block Diagram

Table 19.2 Pin Settings

Port	Function	Bit Setting		
TOIL	1 diletion	PD9 Register ⁽²⁾	PSL3 Register	PS3 Register ⁽¹⁾⁽²⁾
P9_3	DA0 output	PD9_3=0	PSL3_3=1	PS3_3=0
P9_4	DA1 output	PD9_4=0	PSL3_4=1	PS3_4=0

- 1. Set the PS3 register after setting other registers.
- 2. Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.

M32C/8A Group 19. D/A Converter




Figure 19.2 DACON Register, DA0 and DA1 Registers




Figure 19.3 D/A Converter Equivalent Circuit

M32C/8A Group 20. CRC Calculation

20. CRC Calculation

The CRC (Cyclic Redundancy Check) calculation detects an error in data blocks. A generator polynomial of CRC - CCITT $(X^{16} + X^{12} + X^5 + 1)$ generates CRC code.

The CRC code is a 16-bit code generated for a given length of the data block in bytes. The CRC code is stored in the CRCD register every time one-byte data is transferred to the CRCIN register after a default value is written to the CRCD register. CRC code generation for one-byte data is completed in two bus clock cycles.

Figure 20.1 shows a block diagram of the CRC circuit. Figure 20.2 shows CRC-associated registers. Figure 20.3 shows an example of the CRC calculation.




Figure 20.1 CRC Calculation Block Diagram




Figure 20.2 CRCD Register, CRCIN Register

M32C/8A Group 20. CRC Calculation




Figure 20.3 CRC Calculation

M32C/8A Group 21. X/Y Conversion

21. X/Y Conversion

The X/Y conversion rotates a 16 x 16 matrix data by 90 degrees and also inverts high-order bits and low-order bits of a 16-bit data. Figure 21.1 shows the XYC register.

The 16-bit XiR register (i = 0 to 15) and 16-bit YjR register (j = 0 to 15) are allocated to the same address. The XiR register is a write-only register, while the YjR register is a read-only register. Access registers XiR and YjR from an even address in 16-bit units. Performance cannot be guaranteed if registers XiR and YjR are accessed in 8-bit units.




Figure 21.1 XYC Register

The XYC0 bit in the XYC register determines how to read the YjR register.

When setting the XYC0 bit to 0 (data converted) and reading the YjR register, all the bits j in registers X0R to X15R can be read.

For example, bit 0 in the X0R register can be read when reading bit 0 in the Y0R register, bit 0 in the X1R register when reading bit 1 in the Y0R register..., bit 0 in the X14R register when reading bit 14 in the Y0R register, and bit 0 in the X15R register when reading bit 15 in the Y0R register.

Figure 21.2 shows a conversion table when the XYC0 bit is set to 0. Figure 21.3 shows an example of the X/Y conversion.

M32C/8A Group 21. X/Y Conversion




Figure 21.2 Conversion Table when the XYC0 Bit is Set to 0




Figure 21.3 X/Y Conversion

M32C/8A Group 21. X/Y Conversion

When setting the XYC0 bit in the XYC register to 1 (data not converted) and reading the YjR register, the value written to the XiR register can be read. Figure 21.4 shows a conversion table when the XYC0 bit is set to 1.




Figure 21.4 Conversion Table when the XYC0 Bit is Set to 1

The XYC1 bit in the XYC register selects bit alignment written to the XiR register.

When the XYC1 bit is set to 0 (bit alignment not converted) and writing to the XiR register, bit alignment is written as is. When the XYC1 bit is set to 1 (bit alignment converted) and writing to the XiR register, inverted bit alignment is written.

Figure 21.5 shows a conversion when the XYC1 bit is set to 1.




Figure 21.5 Conversion when the XYC1 Bit is Set to 1

22. Programmable I/O Ports

75 programmable I/O ports, P6 to P15 (excluding P8_5), are available in the 144-pin package, and 39 programmable I/O ports, P6 to P10 (excluding P8_5), are available in the 100-pin package. In microprocessor mode, P0 to P5 function as bus control pins and cannot be used as I/O ports. P1_0 to P1_7, however, can be used as I/O ports when using with 8-bit external bus width only. The Port Pi Direction Registers determine individual port status, input or output. The pull-up control registers determine whether the ports, divided into groups of four, are pulled up or not. P8_5 is an input-only port and cannot be pulled up internally. The P8_5 bit in the P8 register indicates an $\overline{\text{NMI}}$ input level since P8_5 shares its pin with $\overline{\text{NMI}}$.

Figures 22.1 to 22.4 show programmable I/O port configurations.

Each pin functions as a programmable I/O port or I/O pin for internal peripheral functions, or bus control pin.

To use as an I/O pin for peripheral functions, refer to the description for individual peripheral functions. Refer to **8. Bus** when used as a bus control pin.

Registers associated with the programmable I/O ports are as follows.

22.1 Port Pi Direction Register (PDi Register, i = 0 to 15)

Figure 22.5 shows the PDi register.

The PDi register configures a programmable I/O port as either input or output. Each bit in the PDi register corresponds to one port.

In microprocessor mode, the PDi register corresponding to the following bus control pins cannot be written: A0 to A22, $\overline{A23}$, D0 to $\overline{D15}$, $\overline{CS0}$ to $\overline{CS3}$, \overline{WRL} / \overline{WR} , \overline{WRH} / \overline{BHE} , RD, BCLK / ALE / CLKOUT, \overline{HLDA} / ALE, \overline{HOLD} , ALE, and \overline{RDY} . No bit controlling P8_5 is provided in the PDi register.

22.2 Port Pi Register (Pi Register, i = 0 to 15)

Figure 22.6 shows the Pi register.

The MCU inputs/outputs data from/to external devices by reading and writing to the Pi register. The Pi register consists of a port latch to hold output data and a circuit to read the pin level. Each bit in the Pi register corresponds to one port.

In microprocessor mode, the Pi register corresponding to the following bus control pins cannot be written, nor read the port level: $\underline{A0}$ to $\underline{A22}$, $\underline{A23}$, $\underline{D0}$ to $\underline{D15}$, $\underline{\overline{CS0}}$ to $\underline{\overline{CS3}}$, $\underline{\overline{WRL}}$, $\underline{\overline{WR}}$, $\underline{\overline{WRH}}$, $\underline{\overline{BHE}}$, $\underline{\overline{RD}}$, \underline{BCLK} / \underline{ALE} , / \underline{CLKOUT} , \underline{HLDA} / \underline{ALE} , \underline{HOLD} , \underline{ALE} , and $\underline{\overline{RDY}}$.

22.3 Function Select Register A (PSj Register, j = 0 to 3)

Figures 22.7 to 22.8 show the PSj registers.

The PSj register selects either I/O port or peripheral function output if these functions share a single pin (excluding DA0 and DA1).

When multiple peripheral function outputs are assigned to a single pin, set registers PSL0 to PSL3, and PSC to select which function to use.

Tables 22.2 to 22.6 list peripheral function output control settings for each pin.

22.4 Function Select Register B (PSLk Register, k = 0 to 3)

Figures 22.9 to 22.10 show the PSLk register.

When multiple peripheral function outputs are assigned to a single pin, the PSLk register select which peripheral function output to use.

Refer to **22.8 Analog Input and Other Peripheral Function Input** for information on bits PSL3_3 to PSL3_6 in the PSL3 register.

22.5 Function Select Register C (PSC Register)

Figure 22.11 shows the PSC register.

When multiple peripheral function outputs are assigned to a single pin, the PSC register selects which peripheral function output to use.

Refer to **22.8 Analog Input and Other Peripheral Function Input** for information on the PSC_7 bit in the PSC register.

22.6 Pull-up Control Register 0 to 4 (PUR0 to PUR4 Registers)

Figures 22.12 to 22.15 show registers PUR0 to PUR4.

Registers PUR0 to PUR4 select whether the ports, divided into groups of four, are pulled up or not. Set the bit in registers PUR0 to PUR4 to 1 (pull-up) and the bit in the PDi register to 0 (input mode) to pull-up the corresponding port.

In microprocessor mode, set bits, corresponding to the bus control pins (P0 to P5), in registers PUR0 and PUR1 to 0 (no pull-up). P1 can be pulled up when they are used as input ports in microprocessor mode.

22.7 Port Control Register (PCR Register)

Figure 22.16 shows the PCR register.

The PCR register selects either CMOS output or N-channel open drain output as port P1 output format. When the PCR0 bit is set to 1, P channel in the CMOS port is turned off at all times and in result port P1 becomes N-channel open drain output. This is, however, pseudo open drain. Therefore, the absolute maximum rating of the input voltage is from -0.3 V to VCC2 + 0.3 V.

To use port P1 as data bus in microprocessor mode, set the PCR0 bit to 0 (CMOS output). When port P1 is used as a port in microprocessor mode, set the output format using the PCR0 bit.

22.8 Analog Input and Other Peripheral Function Input

Bits PSL3_3 to PSL3_6 in the PSL3 register, and the PSC_7 bit in the PSC register separate peripheral function inputs from analog input/output. If the analog I/O shares the pin with other peripheral function inputs, a through current may flow to the peripheral function inputs when an intermediate voltage is applied to the pin.

To use the analog I/O (DA0, DA1, ANEX0, ANEX1, or AN_4 to AN_7), set the corresponding bit to 1 (analog I/O), and disconnect the peripheral function inputs to prevent an intermediate voltage from being applied to the peripheral function inputs.

Set the corresponding bit to 0 (except analog I/O) when analog I/O is not used. All the peripheral function inputs except the analog I/O are enabled when the corresponding bit is set to 0, and undefined when the bit is set to 1. When the PSC_7 bit is set to 1, the IR bit in the KUPIC register remains unchanged as 0 even if $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$ pin input levels are changed.




Figure 22.1 Programmable I/O Ports (1)

Programmable I/O ports with the port control register Pull-up select PDi register PCR0 bit Port latch Data bus Peripheral function input PCR0 bit: bit in the PCR register (B) Option (A) Hysteresis Peripheral function input P1_0 to P1_4 P1_5 to P1_7 0 0 O: Available -: Not available Programmable I/O ports with the function select register Value written to INV03 bit Write signal to INV03 bit **RESET** $\overline{\mathsf{NMI}}$ INV05 J Pull-up select Registers PS1 and PS2 PDi register Peripheral function output Port latch Data bus Peripheral function input Port P7_2 to P7_5, P8_0, P8_1

Figure 22.2 Programmable I/O Ports (2)




Figure 22.3 Programmable I/O Ports (3)






Figure 22.4 Programmable I/O Ports (4)



- 1. Set the PD9 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.
- 2. In microprocessor mode, the PDi register corresponding to the following bus control pins cannot be written: A0 to A22, A23, D0 to D15, CS0 to CS3, WRL/WR, WRH/BHE, RD, BCLK/ALE/CLKOUT, ALE, ALE, RDY.
- 3. Set registers PD11 to PD15 to FFh in the 100-pin package.
- 4. Nothing is implemented to the PD8_5 bit in the PD8 register, bits PD11_7 to PD11_5 in the PD11 register, and the P14_7 bit in the PD14 register. Write a 0. A read from these bits returns undefined value.

Figure 22.5 PD0 to PD15 Registers



- 1. In microprocessor mode, the Pi register corresponding to the following bus control pins cannot be written: A0 to A22, A23, D0 to D15, CS0 to CS3, WRL/WR, WRH/BHE, RD, BCLK/ALE/CLKOUT, ALE, ALE, RDY.
- 2. Ports P11 to P15 are provided in the 144-pin package only.
- 3. P7_0 and P7_1 are N-channel open drain output ports. The pins are placed into high-impedance states when the corresponding bits to P7_0 and P7_1 are set to 1.
- 4. The P8_5 bit is a read-only bit.
- Nothing is implemented to bits P11_5 to P11_7 in the P11 register and the P14_7 bit in the P14 register. Write a 0. A read from these bits returns undefined value.

Figure 22.6 P0 to P15 Registers





Figure 22.7 PS0 Register, PS1 Register



Function Select Register A3⁽¹⁾




Figure 22.8 PS2 Register, PS3 Register

^{1.} Set the PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.




Figure 22.9 PSL0 Register, PSL1 Register




Figure 22.10 PSL2 Register, PSL3 Register





Figure 22.11 PSC Register



NOTE:

Pull-Up Control Register 1(1)




Figure 22.12 PUR0 Register, PUR1 Register

^{1.} In microprocessor mode, set each bit in the PUR0 register to 0 since port P0 to P5 are used as bus control pins. When using as I/O ports, it can be selected whether the ports are pulled up or not.

^{1.} In microprocessor mode, set each bit in the PUR0 register to 0 since port P0 to P5 are used as bus control pins. When using as I/O ports, it can be selected whether the ports are pulled up or not.




Figure 22.13 PUR2 Register




Figure 22.14 PUR3 Register




Figure 22.15 PUR4 Register




Figure 22.16 PCR Register

Table 22.1 Unassigned Pin Handling in Microprocessor Mode

Pin Name	Handling
P1, P6 to P15 (excluding P8_5) ⁽¹⁾	Set pins to input mode and connect each pin to VSS via a resistor (pull-down); or set pins to output mode and leave them open
BHE, ALE, HLDA, XOUT ⁽²⁾ , BCLK	Leave the pin open
HOLD, RDY	Connect the pin to VCC2 via a resistor (pull-up)
NMI(P8_5)	Connect the pin to VCC1 via a resistor (pull-up)
VREF	Connect the pin to VSS

- 1. P11 to P15 are provided in the 144-pin package only.
- 2. When the external clock is applied to the XIN pin.




Figure 22.17 Unassigned Pin Handling

Table 22.2 Port P6 Peripheral Function Output Control

	PS0 Register	PSL0 Register
Bit 0	0: P6_0/CTS0/SS0 1: Select by the PSL0_0 bit	0: RTS0 1: Do not set to this value
Bit 1	0: P6_1/CLK0 input 1: Select by the PSL0_1 bit	0: CLK0 output 1: Do not set to this value
Bit 2	0: P6_2/RXD0/SCL0 input 1: Select by the PSL0_2 bit	0: SCL0 output 1: STXD0
Bit 3	0: P6_3/SRXD0/SDA0 input 1: Select by the PSL0_3 bit	0: TXD0/SDA0 output 1: Do not set to this value
Bit 4	0: P6_4/CTS1/SS1 1: Select by the PSL0_4 bit	0: RTS1 1: Do not set to this value
Bit 5	0: P6_5/CKL1 input 1: Select by the PSL0_5 bit	0: CLK1 output 1: Do not set to this value
Bit 6	0: P6_6/RXD1/SCL1 input 1: Select by the PSL0_6 bit	0: SCL1 output 1: STXD1
Bit 7	0: P6_7/SRXD1/SDA1 input 1: Select by the PSL0_7 bit	0: TXD1/SDA1 output 1: Do not set to this value

Table 22.3 Port P7 Peripheral Function Output Control

	PS1 Register	PSL1 Register	PSC Register
Bit 0	0: P7_0/TA0OUT input/ SRXD2/SDA2 input 1: Select by the PSL1_0 bit	0: Select by the PSC_0 bit 1: TA0OUT output	0: TXD2/SDA2 output 1: Do not set to this value
Bit 1	0: P7_1/TA0IN/TB5IN/RXD2/ SCL2 input 1: Select by the PSL1_1 bit	0: Select by the PSC_1 bit 1: STXD2	0: SCL2 output 1: Do not set to this value
Bit 2	0: P7_2/TA1OUT input/ CLK2 input 1: Select by the PSL1_2 bit	0: Select by the PSC_2 bit 1: TA1OUT output	0: CLK2 output 1: V
Bit 3	0: P7_3/TA1IN/CTS2/SS2 1: Select by the PSL1_3 bit	0: Select by the PSC_3 bit 1: V	0: RTS2 1: Do not set to this value
Bit 4	0: P7_4/TA2OUT input 1: Select by the PSL1_4 bit	0: Select by the PSC_4 bit 1: W	0: TA2OUT output 1: Do not set to this value
Bit 5	0: P7_5/TA2IN 1: Select by the PSL1_5 bit	0: W 1: Do not set to this value	Set to 0
Bit 6	0: P7_6/TA3OUT input 1: Select by the PSL1_6 bit	0: Do not set to this value 1: TA3OUT output	Set to 0
Bit 7	0: P7_7/TA3IN 1: Do not set to this value	Set to 0	-

Table 22.4 Port P8 Peripheral Function Output Control

	PS2 Register	PSL2 Register
Bit 0	0: P8_0/TA4OUT input 1: Select by the PSL2_0 bit	0: TA4OUT output 1: U
Bit 1	0: P8_1/TA4IN 1: Select by the PSL2_1 bit	0: U 1: Do not set to this value
Bits 2 to 7	Set to 000000b	

Table 22.5 Port P9 Peripheral Function Output Control

	PS3 Register	PSL3 Register
Bit 0	0: P9_0/TB0IN/CLK3 input 1: Select by the PSL3_0 bit	0: CLK3 output 1: Do not set to this value
Bit 1	0: P9_1/TB1IN/RXD3/SCL3 input 1: Select by the PSL3_1 bit	0: SCL3 output 1: STXD3
Bit 2	0: P9_2/TB2IN/SRXD3/SDA3 input 1: Select by the PSL3_2 bit	0: TXD3/SDA3 output 1: Do not set to this value
Bit 3	0: P9_3/TB3IN/CTS3/SS3/DA0 1: RTS3	0: Peripheral function input 1: DA0
Bit 4	0: P9_4/TB4IN/CTS4/SS4/DA1 1: RTS4	0: Peripheral function input 1: DA1
Bit 5	0: P9_5/ANEX0/CLK4 input 1: CLK4 output	0: Peripheral function input except ANEX0 1: ANEX0
Bit 6	0: P9_6/SRXD4/ANEX1/SDA4 input 1: TXD4/SDA4 output	0: Peripheral function input except ANEX1 1: ANEX1
Bit 7	0: P9_7/RXD4 input/ADTRG/SCL4 input 1: Select by the PSL3_7 bit	0: SCL4 output 1: STXD4

Table 22.6 Port P10 Peripheral Function Input Control

PSC Register
0: P10_4 to P10_7 or KI0 to KI3 1: AN_4 to AN_7

23. Electrical Characteristics

Table 23.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Value	Unit
VCC1, VCC2	Supply voltage		VCC1 = AVCC	-0.3 to 6.0	V
VCC2	Supply voltage		_	-0.3 to VCC1 + 0.1	V
AVCC	Analog supply vo	ltage	VCC1 = AVCC	-0.3 to 6.0	V
VI	Input voltage	RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P14_0 to P14_6, P15_0 to P15_7 ⁽¹⁾ , VREF, XIN		-0.3 to VCC1 + 0.3	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7 ⁽¹⁾		-0.3 to VCC2 + 0.3	
		P7_0, P7_1		-0.3 to 6.0	
VO	Output voltage	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P14_0 to 14_6, P15_0 to P15_7 ⁽¹⁾ , XOUT		-0.3 to VCC1 + 0.3	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7 ⁽¹⁾		-0.3 to VCC2 + 0.3	
		P7_0, P7_1		-0.3 to 6.0	
Pd	Power dissipation	1	-40°C≤Topr≤85°C	500	mW
Topr	Operating ambier	Operating ambient temperature		-20 to 85/ -40 to 85 ⁽²⁾	°C
Tstg	Storage temperat	ure		-65 to 150	°C

- 1. P11 to P15 are provided in the 144-pin package only.
- 2. Contact a Renesas sales office if temperature range of -40 to 85°C is required.

M32C/8A Group 23. Electrical Characteristics

Table 23.2 Recommended Operating Conditions (1) (VCC1 = VCC2 = 3.0 to 5.5 V, Topr = -20 to 85°C unless otherwise specified)

0 1 1		Davassatas		Standard		l lait
Symbol	Parameter		Min.	Тур.	Max.	Unit
VCC1, VCC2	Supply voltage	e (VCC1 ≥ VCC2)	3.0	5.0	5.5	V
AVCC	Analog supply	voltage		VCC1		٧
VSS	Supply voltage)		0		V
AVSS	Analog supply	voltage		0		V
VIH	Input high "H" voltage	P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7(2)	0.8VCC2		VCC2	٧
		P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7 ⁽¹⁾ , P9_0 to P9_7, P10_0 to P10_7, P14_0 to P14_6, P15_0 to P15_7 ⁽²⁾ , XIN, RESET, CNVSS, BYTE	0.8VCC1		VCC1	
		P7_0, P7_1	0.8VCC1		6.0	
		P0_0 to P0_7, P1_0 to P1_7 (in microprocessor mode)	0.5VCC2		VCC2	
VIL	Input low "L" voltage	P2_0 to P2_7,P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7(2)	0		0.2VCC2	٧
		P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7 ⁽¹⁾ , P9_0 to P9_7, P10_0 to P10_7, P14_0 to P14_6, P15_0 to P15_7 ⁽²⁾ , XIN, RESET, CNVSS, BYTE	0		0.2VCC1	
		P0_0 to P0_7, P1_0 to P1_7 (in microprocessor mode)	0		0.16VCC2	

^{1.} VIH and VIL reference for P8_7 apply when P8_7 is used as a programmable input port. It does not apply when P8_7 is used as XCIN.

^{2.} P11 to P15 are provided in the 144-pin package only.

M32C/8A Group 23. Electrical Characteristics

Table 23.3 Recommended Operating Conditions (2) (VCC1 = VCC2 = 3.0 to 5.5 V, Topr = -20 to 85°C unless otherwise specified

1	· ·		1			1 1
Symbol	Parameter	Standard			Unit	
Symbol		Falanielei	Min.	Тур.	Max.	Offic
IOH(peak)	Peak output high "H" current ⁽²⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(3)			-10.0	mA
IOH(avg)	Average output "H" current ⁽¹⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(3)			-5.0	mA
IOL(peak)	Peak output "L" current(2)	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(3)			10.0	mA
IOL(avg)	Average output "L" current(1)	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(3)			5.0	mA

- 1. Average output current is the average value within 100 ms.
- 2. A total IOL(peak) of P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14, and P15 must be 80 mA or less.
 - A total IOL(peak) of P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80 mA or less.
 - A total IOH(peak) of P0, P1, P2, and P11 must be -40 mA or less.
 - A total IOH(peak) of P8_6 to P8_7, P9, P10, P14, and P15 must be -40 mA or less.
 - A total IOH(peak) of P3, P4, P5, P12, and P13 must be -40 mA or less.
 - A total IOH(peak) of P6, P7, and P8_0 to P8_4 must be -40 mA or less.
- 3. P11 to P15 are provided in the 144-pin package only.

M32C/8A Group 23. Electrical Characteristics

Table 23.4 Recommended Operating Conditions (3) (VCC1 = VCC2 = 3.0 to 5.5 V, Topr = -20 to 85°C unless otherwise specified)

	_		Standard			
Symbol	Parameter			Тур.	Max.	Unit
f(CPU)	CPU clock frequency (same frequency as f(BCLK))	VCC1 = 4.2 to 5.5V	0		32	MHz
		VCC1 = 3.0 to 5.5V	0		24	MHz
f(XIN)	Main clock input frequency	VCC1 = 4.2 to 5.5V	0		32	MHz
		VCC1 = 3.0 to 5.5V	0		24	MHz
f(XCIN)	Sub clock frequency	Sub clock frequency		32.768	50	kHz
f(Ring)	On-chip oscillator frequency	On-chip oscillator frequency		1	2	MHz
f(VCO)	VCO clock frequency (PLL frequency sy	nthesizer)	20		80	MHz
f(PLL)	PLL clock frequency	VCC1 = 4.2 to 5.5V	10		32	MHz
		VCC1 = 3.0 to 5.5V	10		24	MHz
tsu(PLL)	Wait time to stabilize PLL frequency	VCC1 = 5.0V			5	ms
	synthesizer	VCC1 = 3.3V			10	ms

Table 23.5 Electrical Characteristics (1) (VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C, f(CPU) = 32 MHz unless otherwise specified)

Symbol		Parameter		Condition	Sta	ndard		Unit
Syllibol		raiailletei		Condition	Min.	Тур.	Max.	Offic
VOH	Output high "H" voltage	P0_0 to P0_7, P1_0 to P1_ P3_0 to P3_7, P4_0 to P4_ P11_0 to P11_4, P12_0 to P13_0 to P13_7 ⁽¹⁾	7, P5_0 to P5_7,	IOH = -5 mA	VCC2 - 2.0		VCC2	V
		P6_0 to P6_7, P7_2 to P7_ P8_6, P8_7, P9_0 to P9_7, P14_0 to P14_6, P15_0 to	P10_0 to P10_7,	IOH = -5 mA	VCC1 - 2.0		VCC1	
		P3_0 to P3_7, P4_0 to P4_	0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, _0 to P11_4, P12_0 to P12_7, _0 to P13_7 ⁽¹⁾		VCC2 - 0.3		VCC2	V
		P6_0 to P6_7, P7_2 to P7_ P8_6, P8_7, P9_0 to P9_7, P14_0 to P14_6, P15_0 to	P10_0 to P10_7,	IOH = -200 μA	VCC1 - 0.3		VCC1	
		XOUT		IOH = -1 mA	3.0		VCC1	V
		XCOUT	High drive capability	No load applied		2.5		V
			Low drive capability	No load applied		1.6		V
VOL	Output low "L" voltage	P0_0 to P0_7, P1_0 to P1_ P3_0 to P3_7, P4_0 to P4_ P6_0 to P6_7, P7_0 to P7_ P8_6, P8_7, P9_0 to P9_7, P11_0 to P11_4, P12_0 to P13_0 to P13_7, P14_0 to P15_0 to P15_7(1)	7, P5_0 to P5_7, 7, P8_0 to P8_4, P10_0 to P10_7, P12_7,	IOL = 5 mA			2.0	V
		P0_0 to P0_7, P1_0 to P1_ P3_0 to P3_7, P4_0 to P4_ P6_0 to P6_7, P7_0 to P7_ P8_6, P8_7, P9_0 to P9_7, P11_0 to P11_4, P12_0 to P13_0 to P13_7, P14_0 to P15_0 to P15_7 ⁽¹⁾	7, P5_0 to P5_7, 7, P8_0 to P8_4, P10_0 to P10_7, P12_7,	IOL = 200 μA			0.45	V
		XOUT		IOL = 1 mA			2.0	V
		XCOUT	High drive capability	No load applied		0		V
			Low drive capability	No load applied		0		V
VT+ - VT-	Hysteresis	HOLD, RDY, TA0IN to TA4 TB0IN to TB5IN, INT0 to IN CTS0 to CTS4, CLK0 to CI TA0OUT to TA4OUT, NMI, RXD0 to RXD4, SCL0 to S SDA0 to SDA4	NT5, ADTRG, LK4, , KI0 to KI3,		0.2		1.0	V
		RESET			0.2		1.8	V

NOTE:

1. P11 to P15 are provided in the 144-pin package only.

Table 23.6 Electrical Characteristics (2) (VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C, f(CPU) = 32 MHz unless otherwise specified)

Oala al		Demonstra	0 1141	Standard		d	1.1
Symbol		Parameter	Condition	Min.	Тур.	Max.	Unit
IIH	Input high "H" current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(1), XIN, RESET, CNVSS, BYTE	VI = 5 V			5.0	μΑ
IIL	Input low "L" current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(1), XIN, RESET, CNVSS, BYTE	VI = 0V			-5.0	μΑ
RPULLUP	Pull-up resistance	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7,P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(1)	VI = 0V	20	40	167	kΩ
RfXIN	Feedback resistance	XIN			1.5		ΜΩ
RfXCIN	Feedback resistance	XCIN			10		ΜΩ
VRAM	RAM data retention voltage	In stop mode		2.0			V

Table 23.7 Electrical Characteristics (3) (VCC1 = VCC2 = 5.5 V, VSS = 0 V, Topr = 25°C)

0	D		O and distinct	Standard			Linit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
ICC	Power	ROMless	f(CPU) = 32 MHz		28	45	mΑ
	supply	version	f(CPU) = 16 MHz		16		mΑ
	current		f(CPU) = 8 MHz		10		mA
			f(CPU) = f(Ring)		1		mΑ
			In on-chip oscillator low-power consumption mode				
			f(CPU) = 32 kHz		25		μΑ
			In low-power consumption mode				
			f(CPU) = f(Ring)		50		μΑ
			After entering wait mode from on-chip oscillator				
			low-power consumption mode				
			Stop mode (while clock is stopped)		8.0	5	μΑ
			Stop mode (while clock is stopped) Topr = 85°C			50	μΑ

^{1.} P11 to P15 are provided in the 144-pin package only.

Table 23.8 A/D Conversion Characteristics
(VCC1 = VCC2 = AVCC = VREF = 4.2 to 5.5 V, VSS = AVSS = 0 V, Topr = -20 to 85°C, f(CPU) = 32MHz unless otherwise specified)

Symbol	Parameter	Mooguro	ement Condition		Standard	t	Unit
Symbol	Farameter	Measure	ement Condition	Min.	Тур.	Max.	Offic
_	Resolution	VREF = VCC1				10	Bits
INL	Integral nonlinearity error	VREF = VCC1 = VCC2 = 5 V	AN_0 to AN_7, AN15_0 to AN15_7, ANEX0, ANEX1			±3	LSB
			External op-amp connection mode			±7	LSB
DNL	Differential nonlinearity error					±1	LSB
-	Offset error					±3	LSB
_	Gain error					±3	LSB
RLADDER	Resistor ladder	VREF = VCC1		8		40	kΩ
tCONV	10-bit conversion time ⁽¹⁾⁽²⁾			2.06			μS
tCONV	8-bit conversion time ⁽¹⁾⁽²⁾			1.75			μS
tSAMP	Sampling time ⁽¹⁾			0.188			μS
VREF	Reference voltage			2		VCC1	V
VIA	Analog input voltage			0		VREF	V

NOTES:

- 1. The value is obtained when φAD frequency is at 16 MHz. Keep φAD frequency at 16 MHz or less.
- 2. With using the sample and hold function

Table 23.9 D/A Conversion Characteristics (VCC1 = VCC2 = VREF = 4.2 to 5.5 V, VSS = AVSS = 0 V, Topr = -20 to 85°C, f(CPU) = 32MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition	,	Unit		
Symbol	Faiametei	Measurement Condition	Min.	Тур.	Max.	Offic
_	Resolution				8	Bits
-	Absolute accuracy				1.0	%
tsu	Setup time				3	μS
RO	Output resistance		4	10	20	kΩ
IVREF	Reference power supply input current	(note 1)			1.5	mA

NOTE:

1. Measured when one D/A converter is used, and the DAi register (i = 0, 1) of the unused D/A converter is set to 00h. The current flown into the resistor ladder in the A/D converter is excluded. IVREF flows even if the VCUT bit in the AD0CON1 register is set to 0 (VREF not connected)

Table 23.10 Voltage Detection Circuit Electrical Characteristics (VCC1 = VCC2 = 3.0 to 5.5 V, VSS = 0 V, Topr = 25°C unless otherwise specified)

Symbol	Doromotor		Standard			l lm:4
Symbol	Parameter		Min.	Тур.	Max.	Unit
Vdet4	Vdet4 detection voltage	VCC1 = 3.0 V to 5.5 V	3.3	3.8	4.4	V
Vdet3	Vdet3 detection voltage			3.0		V
Vdet3s	Hardware reset 2 hold voltage				2.0	V
Vdet3r	Hardware reset 2 release voltage			3.1		V

NOTES:

- 1. Vdet4 > Vdet3
- 2. Vdet3r > Vdet3 is not guaranteed.

Table 23.11 Power Supply Timing Characteristics

Symbol	Downston	Magaurament Condition	Standard			1.1:4
Symbol	Parameter	Measurement Condition	Min.	Тур.	Max.	Unit
td(P-R)	Wait time to stabilize internal supply voltage when power-on	VCC1 = 3.0 to 5.5 V			2	ms
td(S-R)	Wait time to release hardware reset 2	VCC1 = Vdet3r to 5.5 V		6(1)	20	ms
td(E-A)	Start-up time for Vdet3 and Vdet4 detection circuit	VCC1 = 3.0 to 5.5 V			20	μS

NOTE:

1. When VCC1= 5 V




Figure 23.1 Power Supply Timing Diagram

Timing Requirements

(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 23.12 External Clock Input

Symbol	Parameter	Stan	Unit	
Symbol	Falanielei	Min.	5	Offic
tc	External clock input cycle time	31.25		ns
tw(H)	External clock input high ("H") pulse width	13.75		ns
tw(L)	External clock input low ("L") pulse width	13.75		ns
tr	External clock rise time		5	ns
tf	External clock fall time		5	ns

Table 23.13 Timer A Input (Count Source Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
Symbol	i didilietei	Min.	Max.	Offic
tc(TA)	TAilN input cycle time	100		ns
tw(TAH)	TAilN input high ("H") pulse width	40		ns
tw(TAL)	TAilN input low ("L") pulse width	40		ns

i = 0 to 4

Table 23.14 Timer A Input (Gate Signal Input in Timer Mode)

Symbol	Parameter	Stan	Unit	
Symbol	Parameter	Min.	Min. Max. 400 200	Ullit
tc(TA)	TAilN input cycle time	400		ns
tw(TAH)	TAilN input high ("H") pulse width	200		ns
tw(TAL)	TAilN input low ("L") pulse width	200		ns

i = 0 to 4

Table 23.15 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Stan	Unit	
Symbol	Falanielei	Min.	Min. Max. 200 100	Offic
tc(TA)	TAilN input cycle time	200		ns
tw(TAH)	TAilN input high ("H") pulse width	100		ns
tw(TAL)	TAilN input low ("L") pulse width	100		ns

i = 0 to 4

Table 23.16 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter		Standard		
	Falanielei	Min.	Max.	Unit	
tw(TAH)	TAilN input high ("H") pulse width	100		ns	
tw(TAL)	TAilN input low ("L") pulse width	100		ns	

i = 0 to 4

Timing Requirements

(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 23.17 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Darameter	Stan	Unit	
	Parameter		Max.	Offic
tc(UP)	TAiOUT input cycle time	2000		ns
tw(UPH)	TAiOUT input high ("H") pulse width	1000		ns
tw(UPL)	TAiOUT input low ("L") pulse width	1000		ns
tsu(UP-TIN)	TAiOUT input setup time	400		ns
th(TIN-UP)	TAiOUT input hold time	400		ns

i = 0 to 4

Table 23.18 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TA)	TAilN input cycle time	800		ns	
	TAiOUT input setup time	200		ns	
tsu(TAOUT-TAIN)	TAilN input setup time	200		ns	

i = 0 to 4

Table 23.19 Timer B Input (Count Source Input in Event Counter Mode)

Symbol	Parameter		Standard		
Symbol	i didiffeter	Min.	Max.	Unit	
tc(TB)	TBiIN input cycle time (counted on one edge)	100		ns	
tw(TBH)	TBiIN input high ("H") pulse width (counted on one edge)	40		ns	
tw(TBL)	TBiIN input low ("L") pulse width (counted on one edge)	40		ns	
tc(TB)	TBiIN input cycle time (counted on both edges)	200		ns	
tw(TBH)	TBiIN input high ("H") pulse width (counted on both edges)	80		ns	
tw(TBL)	TBiIN input low ("L") pulse width (counted on both edges)	80		ns	

i = 0 to 5

Table 23.20 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Stan	Unit	
	Falametei			Max.
tc(TB)	TBilN input cycle time	400		ns
tw(TBH)	TBiIN input high ("H") pulse width	200		ns
tw(TBL)	TBiIN input low ("L") pulse width	200		ns

i = 0 to 5

Table 23.21 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TB)	TBilN input cycle time	400		ns	
tw(TBH)	TBilN input high ("H") pulse width	200		ns	
tw(TBL)	TBiIN input low ("L") pulse width	200		ns	

i = 0 to 5

Timing Requirements

(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 23.22 A/D Trigger Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc(AD)	ADTRG input cycle time (required for trigger)	1000		ns
tw(ADL)	ADTRG input low ("L") pulse width	125		ns

Table 23.23 Serial Interface

Symbol	Parameter		Standard		
Symbol	Falametei	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	200		ns	
tw(CKH)	CLKi input high ("H") pulse width	100		ns	
tw(CKL)	CLKi input low ("L") pulse width	100		ns	
td(C-Q)	TXDi output delay time		80	ns	
th(C-Q)	TXDi output hold time	0		ns	
tsu(D-C)	RXDi input setup time	30		ns	
th(C-D)	RXDi input hold time	90		ns	

i=0 to 4

Table 23.24 External Interrupt INTi Input (Edge Sensitive)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tw(INH)	INTi input high ("H") pulse width	250		ns
tw(INL)	INTi input low ("L") pulse width	250		ns

i=0 to 5

Timing Requirements

(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 23.25 Microprocessor Mode

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tac1(RD-DB)	Data input access time (RD standard)		(note 1)	ns	
tac1(AD-DB)	Data input access time (AD standard, CS standard)		(note 1)	ns	
tac2(RD-DB)	Data input access time (RD standard, when accessing a space with the multiplexed bus)		(note 1)	ns	
tac2(AD-DB)	Data input access time (AD standard, when accessing a space with the multiplexed bus)		(note 1)	ns	
tsu(DB-BCLK)	Data input setup time	26		ns	
tsu(RDY-BCLK)	RDY input setup time	26		ns	
tsu(HOLD-BCLK)	HOLD input setup time	30		ns	
th(RD-DB)	Data input hold time	0		ns	
th(BCLK-RDY)	RDY input hold time	0		ns	
th(BCLK-HOLD)	HOLD input hold time	0		ns	
td(BCLK-HLDA)	HLDA output delay time	25		ns	

NOTE:

1. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equations. Insert wait states or lower the operation frequency, f(BCLK), if the calculated value is negative.

$$tac1(RD-DB) = \frac{10^9 \times m}{f(BCLK) \times 2} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, m = (b \times 2) + 1)$$

$$tac1(AD-DB) = \frac{10^9 \times n}{f(BCLK)} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, n = a + b)$$

$$tac2(RD-DB) = \frac{10^9 \times m}{f(BCLK) \times 2} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, m = (b \times 2) - 1)$$

$$tac2(AD-DB) = \frac{10^9 \times p}{f(BCLK) \times 2} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, p = \{(a + b - 1) \times 2\} + 1)$$

Switching Characteristics

(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 23.26 Microprocessor Mode (when accessing external memory space)

Symbol	Parameter	Measurement	Standard		Unit
Symbol	Symbol		Min.	Max.	Ullit
td(BCLK-AD)	Address output delay time			18	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		-3		ns
th(RD-AD)	Address output hold time (RD standard) ⁽³⁾		0		ns
th(WR-AD)	Address output hold time (WR standard) ⁽³⁾		(note 1)		ns
td(BCLK-CS)	Chip-select signal output delay time			18	ns
th(BCLK-CS)	Chip-select signal output hold time (BCLK standard)		-3		ns
th(RD-CS)	Chip-select signal output hold time (RD standard) ⁽³⁾]	0		ns
th(WR-CS)	Chip-select signal output hold time (WR standard) ⁽³⁾	See Figure 23.2	(note 1)		ns
td(BCLK-RD)	RD signal output delay time]		18	ns
th(BCLK-RD)	RD signal output hold time	1	-5		ns
td(BCLK-WR)	WR signal output delay time			18	ns
th(BCLK-WR)	WR signal output hold time		-5		ns
td(DB-WR)	Data output delay time (WR standard)		(note 2)		ns
th(WR-DB)	Data output hold time (WR standard)(3)		(note 1)		ns
tw(WR)	WR output width		(note 2)		ns

NOTES:

1. Values, which depend on BCLK frequency, can be obtained from the following equations.

th(WR-DB) =
$$\frac{10^9}{f(BCLK) \times 2}$$
 - 10 [ns]
th(WR-AD) = $\frac{10^9}{f(BCLK) \times 2}$ - 10 [ns]
th(WR-CS) = $\frac{10^9}{f(BCLK) \times 2}$ - 10 [ns]

2. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equations.

$$td(DB-WR) = \frac{10^9 \times m}{f(BCLK)} - 20 \text{ [ns] (if external bus cycle is } a\phi + b\phi, m = b)$$

$$tw(WR) = \frac{10^9 \times n}{f(BCLK) \times 2} - 15 \text{ [ns] (if external bus cycle is } a\phi + b\phi, n = (b \times 2) - 1)$$

3. tc [ns] is added when recovery cycle is inserted.

Switching Characteristics

(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 23.27 Microprocessor Mode (when accessing external memory space with multiplexed bus)

Cy yearla al	Darameter	Measurement	Standard		Unit	
Symbol	Parameter	Condition	Min.	Max.	Unit	
td(BCLK-AD)	Address output delay time			18	ns	
th(BCLK-AD)	Address output hold time (BCLK standard)		-3		ns	
th(RD-AD)	Address output hold time (RD standard) ⁽⁵⁾		(note 1)		ns	
th(WR-AD)	Address output hold time (WR standard) ⁽⁵⁾		(note 1)		ns	
td(BCLK-CS)	Chip-select signal output delay time			18	ns	
th(BCLK-CS)	Chip-select signal output hold time (BCLK standard)		-3		ns	
th(RD-CS)	Chip-select signal output hold time (RD standard) ⁽⁵⁾		(note 1)		ns	
th(WR-CS)	Chip-select signal output hold time (WR standard) ⁽⁵⁾		(note 1)		ns	
td(BCLK-RD)	RD signal output delay time]		18	ns	
th(BCLK-RD)	RD signal output hold time	See Figure	See Figure 23.2	-5		ns
td(BCLK-WR)	WR signal output delay time]		18	ns	
th(BCLK-WR)	WR signal output hold time		-5		ns	
td(DB-WR)	Data output delay time (WR standard)		(note 2)		ns	
th(WR-DB)	Data output hold time (WR standard) ⁽⁵⁾		(note 1)		ns	
td(BCLK-ALE)	ALE signal output delay time (BCLK standard)			18	ns	
th(BCLK-ALE)	ALE signal output hold time (BCLK standard)		-2		ns	
td(AD-ALE)	ALE signal output delay time (address standard)		(note 3)		ns	
th(ALE-AD)	ALE signal output hold time (address standard)		(note 4)		ns	
tdz(RD-AD)	Address output float start time			8	ns	

NOTES:

1. Values, which depend on BCLK frequency, can be obtained from the following equations.

th(RD-AD) =
$$\frac{10^9}{f(BCLK) \times 2}$$
 - 10 [ns]
th(WR-AD) = $\frac{10^9}{f(BCLK) \times 2}$ - 10 [ns]
th(RD-CS) = $\frac{10^9}{f(BCLK) \times 2}$ - 10 [ns]
th(WR-CS) = $\frac{10^9}{f(BCLK) \times 2}$ - 10 [ns]
th(WR-DB) = $\frac{10^9}{f(BCLK) \times 2}$ - 10 [ns]

2. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

td(DB-WR) =
$$\frac{10^9 \times m}{f(BCLK) \times 2} - 25 \text{ [ns] (if external bus cycle is a} + b\phi, m = (b \times 2) - 1)$$

3. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

$$td(AD-ALE) = \frac{10^9 \times n}{f(BCLK) \times 2} - 20 \text{ [ns] (if external bus cycle is } a\phi + b\phi, n = a)$$

4. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

th(ALE-AD) =
$$\frac{10^9 \times n}{f(BCLK) \times 2} - 10 \text{ [ns] (if external bus cycle is a} + b\phi, n = a)$$

5. tc [ns] is added when recovery cycle is inserted.




Figure 23.2 P0 to P15 Measurement Circuit




Figure 23.3 VCC1 = VCC2 = 5 V Timing Diagram (1)




Figure 23.4 VCC1 = VCC2 = 5 V Timing Diagram (2)




Figure 23.5 VCC1 = VCC2 = 5 V Timing Diagram (3)




Figure 23.6 VCC1 = VCC2 = 5 V Timing Diagram (4)

Table 23.28 Electrical Characteristics (1) (VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C, f(CPU) = 24 MHz unless otherwise specified)

Symbol		Parameter		Condition	Sta	ndard		Unit
Gyiriboi		- arameter		Condition	Min.	Тур.	Max.	OTIIC
VOH	Output high "H" voltage	"H" P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7,		IOH = -1 mA	VCC2 - 0.6		VCC2	V
	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7,P10_0 to P10_7, P14_0 to P14_6, P15_0 to P15_7 ⁽¹⁾		P10_0 to P10_7,		VCC1 - 0.6		VCC1	
		XOUT		IOH = -0.1 mA	2.7		VCC1	V
		XCOUT	High drive capability	No load applied		2.5		V
			Low drive capability	No load applied		1.6		V
VOL	Output low "L" voltage			IOL = 1 mA			0.5	V
		XOUT		IOL = 0.1 mA			0.5	V
		XCOUT	High drive capability	No load applied		0		V
			Low drive capability	No load applied		0		V
VT+ - VT-	Hysteresis	HOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INT0 to INT5, ADTRG, CTS0 to CTS4, CLK0 to CLK4, TA0OUT to TA4OUT, NMI, KI0 to KI3, RXD0 to RXD4, SCL0 to SCL4, SDA0 to SDA4			0.2		1.0	V
		RESET			0.2		1.8	V

NOTE:

1. P11 to P15 are provided in the 144-pin package only.

Table 23.29 Electrical Characteristics (2) (VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C, f(CPU) = 24 MHz unless otherwise specified)

Current ed		Davamatar	Condition	Sta	andard		l lait
Symbol		Parameter	Condition	Min.	Min. Typ. Max.	Max.	Unit
IIH	Input high "H" current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(1), XIN, RESET, CNVSS, BYTE	VI = 3 V			4.0	μА
IIL	Input low "L" current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(1), XIN, RESET, CNVSS, BYTE	VI = 0V			-4.0	μА
RPULLUP	Pull-up resistance	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(1)	VI=0V	40	70	500	kΩ
RfXIN	Feedback resistance	XIN			3.0		ΜΩ
RfXCIN	Feedback resistance	XCIN			20.0		ΜΩ
VRAM	RAM data retention voltage	In stop mode		2.0			V

NOTE:

Table 23.30 Electrical Characteristics (3) (VCC1 = VCC2 = 3.3 V, VSS = 0 V, Topr = 25°C)

Oh all Danamatan		0 155		S			
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
ICC	Power	ROMless	f(CPU) = 24 MHz		22	33	mA
	supply	version	f(CPU) = 16 MHz		15		mA
	current		f(CPU) = 8 MHz		9		mA
			f(CPU) = f(Ring) In on-chip oscillator low-power consumption mode		1		mA
		f(CPU) = 32 kHz In low-power consumption mode		25		μА	
			f(CPU) = f(Ring) After entering wait mode from on-chip oscillator low-power consumption mode		45		μА
			Stop mode (while clock is stopped)		0.8	5	μА
			Stop mode (while clock is stopped) Topr = 85°C			50	μΑ

^{1.} P11 to P15 are provided in the 144-pin package only.

Table 23.31 A/D Conversion Characteristics
(VCC1 = VCC2 = AVCC = VREF = 3.0 to 3.6 V, VSS = AVSS = 0 V, Topr = -20 to 85°C, f(CPU) = 24MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
Symbol	or rarameter weastrement condition		Min.	Тур.	Max.	Offic
_	Resolution	VREF = VCC1			10	Bits
INL	Integral nonlinearity error (8-bit)	VREF = VCC1 = VCC2 = 3.3 V			±2	LSB
DNL	Differential nonlinearity error (8-bit)				±1	LSB
_	Offset error (8-bit)				±2	LSB
_	Gain error (8-bit)				±2	LSB
RLADDER	Resistor ladder	VREF = VCC1	8		40	kΩ
tCONV	8-bit conversion time ⁽¹⁾⁽²⁾		4.9			μS
VREF	Reference voltage		3		VCC1	V
VIA	Analog input voltage		0		VREF	V

NOTES:

- 1. The value when ϕ AD frequency is at 10 MHz. Keep ϕ AD frequency at 10 MHz or less. If f(CPU) (=fAD) is 24 MHz, divide f(CPU) by 3 to make it 8 MHz. The conversion time in this case is 6.1 μ s.
- 2. S&H not available.

Table 23.32 D/A Conversion Characteristics
(VCC1 = VCC2 = VREF = 3.0 to 3.6 V, VSS = AVSS = 0 V at Topr = -20 to 85°C, f(CPU) = 24MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition	9,	Unit		
Cyrribor		Weasurement Condition	Min.	Тур.	Max.	Offic
_	Resolution				8	Bits
_	Absolute accuracy				1.0	%
tsu	Setup time				3	μS
RO	Output resistance		4	10	20	kΩ
IVREF	Reference power supply input current	(note 1)			1.0	mA

NOTE:

1. Measurement when one D/A converter is used, and the DAi register (i = 0, 1) of the unused D/A converter is set to 00h. The current flown into the resistor ladder in the A/D converter is excluded. IVREF flows even if VCUT bit in the AD0CON1 register is set to 0 (VREF not connected)

Timing Requirements

(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 23.33 External Clock Input

Symbol	Parameter	Stan	Unit	
Symbol	Falanielei	Min.	Max.	Offic
tc	External clock input cycle time	41		ns
tw(H)	External clock input high ("H") pulse width	18		ns
tw(L)	External clock input low ("L") pulse width	18		ns
tr	External clock rise time		5	ns
tf	External clock fall time		5	ns

Table 23.34 Timer A Input (Count Source Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
Symbol		Min.	Max.	Ullit
tc(TA)	TAilN input cycle time	100		ns
tw(TAH)	TAilN input high ("H") pulse width	40		ns
tw(TAL)	TAilN input low ("L") pulse width	40		ns

i = 0 to 4

Table 23.35 Timer A Input (Gate Signal Input in Timer Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(TA)	TAilN input cycle time	400		ns
tw(TAH)	TAilN input high ("H") pulse width	200		ns
tw(TAL)	TAilN input low ("L") pulse width	200		ns

i = 0 to 4

Table 23.36 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Stan	Unit	
Symbol		Min.	Max.	Offic
tc(TA)	TAilN input cycle time	200		ns
tw(TAH)	TAilN input high ("H") pulse width	100		ns
tw(TAL)	TAilN input low ("L") pulse width	100		ns

i = 0 to 4

Table 23.37 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Stan	Unit	
	Falanielei	Min.	Max.	Offic
tw(TAH)	TAilN input high ("H") pulse width	100		ns
tw(TAL)	TAilN input low ("L") pulse width	100		ns

i = 0 to 4

Timing Requirements

(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 23.38 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(UP)	TAiOUT input cycle time	2000		ns
tw(UPH)	TAiOUT input high ("H") pulse width	1000		ns
tw(UPL)	TAiOUT input low ("L") pulse width	1000		ns
tsu(UP-TIN)	TAiOUT input setup time	400		ns
th(TIN-UP)	TAiOUT input hold time	400		ns

i = 0 to 4

Table 23.39 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
Symbol		Min.	Max.	Offic
tc(TA)	TAilN input cycle time	2		μS
	TAiOUT input setup time	500		ns
tsu(TAOUT-TAIN)	TAilN input setup time	500		ns

i = 0 to 4

Table 23.40 Timer B Input (Count Source Input in Event Counter Mode)

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TB)	TBilN input cycle time (counted on one edge)	100		ns	
tw(TBH)	TBilN input high ("H") pulse width (counted on one edge)	40		ns	
tw(TBL)	TBilN input low ("L") pulse width (counted on one edge)	40		ns	
tc(TB)	TBilN input cycle time (counted on both edges)	200		ns	
tw(TBH)	TBilN input high ("H") pulse width (counted on both edges)	80		ns	
tw(TBL)	TBiIN input low ("L") pulse width (counted on both edges)	80		ns	

i = 0 to 5

Table 23.41 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit	
Symbol	Falameter	Min.	Max.	Offic	
tc(TB)	TBilN input cycle time	400		ns	
tw(TBH)	TBilN input high ("H") pulse width	200		ns	
tw(TBL)	TBiIN input low ("L") pulse width	200		ns	

i = 0 to 5

Table 23.42 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	Standard	
Symbol	i alametei	Min.	Max.	Unit
tc(TB)	TBilN input cycle time	400		ns
tw(TBH)	TBiIN input high ("H") pulse width	200		ns
tw(TBL)	TBiIN input low ("L") pulse width 200			ns

i = 0 to 5

Timing Requirements

(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 23.43 A/D Trigger Input

Symbol	Parameter	Stan	dard	Unit	
Symbol	Falametei	Min.	Max.	Offic	
tc(AD)	ADTRG input cycle time (required for trigger)			ns	
tw(ADL)	ADTRG input low ("L") pulse width	125		ns	

Table 23.44 Serial Interface

Cymbol	Parameter	Standard		Unit
Symbol	Falametei	Min.	Max.	Offic
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input high ("H") pulse width	100		ns
tw(CKL)	CLKi input low ("L") pulse width	100		ns
td(C-Q)	TXDi output delay time		80	ns
th(C-Q)	TXDi output hold time	0		ns
tsu(D-C)	RXDi input setup time	30		ns
th(C-D)	RXDi input hold time	90		ns

i=0 to 4

Table 23.45 External Interrupt INTi Input (Edge Sensitive)

Symbol	Parameter	Stan	dard	Unit
Symbol	i didilicici		Max.	Offic
tw(INH)	INTi input high ("H") pulse width			ns
tw(INL)	ĪNTi input low ("L") pulse width	250		ns

i=0 to 5

Timing Requirements

(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 23.46 Microprocessor Mode

Symbol	Parameter	Stan	Unit	
Symbol	Falametei	Min.	Max.	Offic
tac1(RD-DB)	Data input access time (RD standard)		(note 1)	ns
tac1(AD-DB)	Data input access time (AD standard, CS standard)		(note 1)	ns
tac2(RD-DB)	Data input access time (RD standard, when accessing a space with the multiplexed bus)		(note 1)	ns
tac2(AD-DB)	Data input access time (AD standard, when accessing a space with the multiplexed bus)		(note 1)	ns
tsu(DB-BCLK)	Data input setup time	30		ns
tsu(RDY-BCLK)	RDY input setup time	40		ns
tsu(HOLD-BCLK)	HOLD input setup time	60		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK-RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		25	ns

NOTE:

1. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equations. Insert wait states or lower the operation frequency, f(BCLK), if the calculated value is negative.

$$tac1(RD-DB) = \frac{10^9 \times m}{f(BCLK) \times 2} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, m = (b \times 2) + 1)$$

$$tac1(AD-DB) = \frac{10^9 \times n}{f(BCLK)} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, n = a + b)$$

$$tac2(RD-DB) = \frac{10^9 \times m}{f(BCLK) \times 2} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, m = (b \times 2) - 1)$$

$$tac2(AD-DB) = \frac{10^9 \times p}{f(BCLK) \times 2} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, p = \{(a + b - 1) \times 2\} + 1)$$

Switching Characteristics

(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 23.47 Microprocessor Mode (when accessing external memory space)

Symbol	Parameter	Measurement	Standard		Unit
Symbol	Falametei	Condition	Min.	Max.	Offic
td(BCLK-AD)	Address output delay time			18	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		0		ns
th(RD-AD)	Address output hold time (RD standard) ⁽³⁾		0		ns
th(WR-AD)	Address output hold time (WR standard) ⁽³⁾		(note 1)		ns
td(BCLK-CS)	Chip-select signal output delay time			18	ns
th(BCLK-CS)	Chip-select signal output hold time (BCLK standard)	hip-select signal output hold time (BCLK standard)			ns
th(RD-CS)	Chip-select signal output hold time (RD standard) ⁽³⁾	See Figure	0		ns
th(WR-CS)			(note 1)		ns
td(BCLK-RD)	RD signal output delay time	23.2		18	ns
th(BCLK-RD)	RD signal output hold time		-3		ns
td(BCLK-WR)	WR signal output delay time			18	ns
th(BCLK-WR)	R) WR signal output hold time		0		ns
td(DB-WR)	Data output delay time (WR standard)		(note 2)		ns
th(WR-DB)	Data output hold time (WR standard) ⁽³⁾		(note 1)		ns
tw(WR)	WR output width		(note 2)		ns

NOTES:

1. Values, which depend on BCLK frequency, can be obtained from the following equations.

th(WR-DB) =
$$\frac{10^9}{f(BCLK) \times 2}$$
 - 20 [ns]
th(WR-AD) = $\frac{10^9}{f(BCLK) \times 2}$ - 10 [ns]
th(WR-CS) = $\frac{10^9}{f(BCLK) \times 2}$ - 10 [ns]

2. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equations.

$$td(DB\text{-WR}) = \frac{10^9 \times m}{f(BCLK)} - 20 \text{ [ns] (if external bus cycle is } a\phi + b\phi, m = b)$$

$$tw(WR) = \frac{10^9 \times n}{f(BCLK) \times 2} - 15 \text{ [ns] (if external bus cycle is } a\phi + b\phi, n = (b \times 2) - 1)$$

3. tc [ns] is added when recovery cycle is inserted.

Switching Characteristics

(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 23.48 Microprocessor Mode (when accessing external memory space with multiplexed bus)

Cymphol	Dorometer	Measurement	Standard		Linit
Symbol	Parameter	Condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			18	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		0		ns
th(RD-AD)	Address output hold time (RD standard) ⁽⁵⁾		(note 1)		ns
th(WR-AD)	Address output hold time (WR standard) ⁽⁵⁾]	(note 1)		ns
td(BCLK-CS)	Chip-select signal output delay time]		18	ns
th(BCLK-CS)	Chip-select signal output hold time (BCLK standard)]	0		ns
th(RD-CS)	Chip-select signal output hold time (RD standard) ⁽⁵⁾]	(note 1)		ns
th(WR-CS)	Chip-select signal output hold time (WR standard) ⁽⁵⁾]	(note 1)		ns
td(BCLK-RD)	RD signal output delay time]		18	ns
th(BCLK-RD)	RD signal output hold time	See Figure 23.2	-3		ns
td(BCLK-WR)	WR signal output delay time	20.2		18	ns
th(BCLK-WR)	WR signal output hold time]	0		ns
td(DB-WR)	Data output delay time (WR standard)]	(note 2)		ns
th(WR-DB)	Data output hold time (WR standard) ⁽⁵⁾]	(note 1)		ns
td(BCLK-ALE)	ALE signal output delay time (BCLK standard)			18	ns
th(BCLK-ALE)	ALE signal output hold time (BCLK standard)]	-2		ns
td(AD-ALE)	ALE signal output delay time (address standard)]	(note 3)		ns
th(ALE-AD)	ALE signal output hold time (address standard)]	(note 4)		ns
tdz(RD-AD)	Address output float start time	1		8	ns

NOTES:

1. Values, which depend on BCLK frequency, can be obtained from the following equations.

$$th(RD-AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \text{ [ns]}$$

$$th(WR-AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \text{ [ns]}$$

$$th(RD-CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \text{ [ns]}$$

$$th(WR-CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \text{ [ns]}$$

$$th(WR-DB) = \frac{10^9}{f(BCLK) \times 2} - 20 \text{ [ns]}$$

2. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

td(DB-WR) =
$$\frac{10^9 \times m}{f(BCLK) \times 2} - 25 [ns] (if external bus cycle is a + b, m = (b \times 2) - 1)$$

3. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

$$td(AD-ALE) = \frac{10^9 \times n}{f(BCLK) \times 2} - 20 \text{ [ns] (if external bus cycle is a} + b\phi, n = a)$$

4. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

th(ALE-AD) =
$$\frac{10^9 \times n}{f(BCLK) \times 2} - 10 [ns] (if external bus cycle is a + b, n = a)$$

5. tc [ns] is added when recovery cycle is inserted.




Figure 23.7 VCC1 = VCC2 = 3.3 V Timing Diagram (1)




Figure 23.8 VCC1 = VCC2 = 3.3 V Timing Diagram (2)




Figure 23.9 VCC1 = VCC2 = 3.3 V Timing Diagram (3)




Figure 23.10 VCC1 = VCC2 = 3.3 V Timing Diagram (4)

24. Usage Notes

24.1 Power Supply

24.1.1 Power-on

At power-on, supply voltage applied to the VCC1 must meet the SVCC standard. (Technical update: TN-M16C-116-0311)

Table 24.1 Supply Voltage Power-up Slope

Symbol	Parameter	21		ď	Unit
Symbol	Falametei	Min.	Тур.	Max.	Offic
SVCC	Supply voltage power-up slope (supply voltage range: 0 V to 2.0 V)	0.05			V/ms




Figure 24.1 SVCC Timing

24.1.2 Power Supply Ripple

Stabilize supply voltage to meet the power supply standard listed in Table 24.2.

Table 24.2 Power Supply Ripple

Currele el	Symbol Parameter		Standard			l lait	
Symbol	Parameter		Min.	Тур.	Max.	Unit	
f(ripple)	Power supply ripple tolerable	(VCC1 = 5 V)			10	kHz	
	frequency (VCC1)	(VCC1 = 3.3 V)			100	Hz	
Vp-p(ripple)	Power supply ripple voltage	(VCC1 = 5 V)			0.5	V	
	fluctuation range	(VCC1 = 3.3 V)			0.2	V	
VCC(ΔV/ΔT)	Power supply ripple voltage	(VCC1 = 5 V)			1	V/ms	
	fluctuation rate	(VCC1 = 3.3 V)			0.1	V/ms	




Figure 24.2 Power Supply Fluctuation Timing

24.1.3 Noise

Use thick and shortest possible wiring to connect a bypass capacitor (0.1 μF or more) between VCC and VSS.

24.2 Special Function Registers (SFRs)

24.2.1 100 Pin-Package

Set addresses 03CBh, 03CEh, 03CFh, 03D2h, and 03D3h to FFh after reset when using the 100-pin package. Address 03DCh must be set to 00h after reset.

24.2.2 Register Settings

Table 24.3 lists registers containing write-only bits. Read-modify-write instructions cannot be used to set these registers. If these registers are set using a read-modify-write instruction, undefined values are read from the write-only bits in the register and written back to these bits. Table 24.4 lists read-modify-write instructions. When establishing new values by modifying previous ones, write the previous values into RAM as well as to the register. Change the contents of the RAM and then transfer the new values to the register.

Table 24.3 Registers with Write-Only Bits

Register	Address	Register	Address
WDTS register	000Eh	U3TB register	032Bh to 032Ah
U1BRG register	02E9h	U2BRG register	0339h
U1TB register	02EBh to 02EAh	U2TB register	033Bh to 033Ah
U4BRG register	02F9h	UDF register	0344h
U4TB register	02FBh to 02FAh	TA0 register ⁽¹⁾	0347h to 0346h
TA11 register	0303h, 0302h	TA1 register ⁽¹⁾	0349h to 0348h
TA21 register	0305h, 0304h	TA2 register ⁽¹⁾	034Bh to 034Ah
TA41 register	0307h, 0306h	TA3 register ⁽¹⁾	034Dh to 034Ch
DTT register	030Ch	TA4 register ⁽¹⁾	034Fh to 034Eh
ICTB2 register	030Dh	U0BRG register	0369h
U3BRG register	0329h	U0TB register	036Bh to 036Ah

NOTE:

Table 24.4 Read-Modify-Write Instructions

Function	Mnemonic
Transfer	MOVDir
Bit manipulation	BCLR, BMCnd, BNOT, BSET, BTSTC, BTSTS
Shift	ROLC, RORC, ROT, SHA, SHANC, SHL, SHLNC
Arithmetic	ABS, ADC, ADCF, ADD, ADDX, DADC, DADD, DEC, DSBB, DSUB, EXTS, EXTZ, INC, MUL, MULEX, MULU, NEG, SBB, SUB, SUBX
Logical	AND, NOT, OR, XOR
Jump	ADJNZ, SBJNZ

^{1.} In one-shot timer mode and pulse width modulation mode only.

24.3 Clock Generation Circuits

24.3.1 Main Clock

• When the CPU operating frequency is required 24 MHz or more, make an oscillator connected to the main clock circuit (XIN-XOUT), or an external clock applied to the XIN pin have 24 MHz or less frequency, and then multiply the main clock with the PLL frequency synthesizer. By using this procedure, a better EMC (Electromagnetic Compatibility) performance can be achieved than using a more than 24 MHz oscillator (external clock).

• If the main clock is selected as the CPU clock while an external clock is applied to the XIN pin, do not stop the external clock.

(Technical update: TN-M16C-109-0309)

• When an external clock is used for the CPU clock, do not set the CM05 bit in the CM0 register to 1 (stopped).

24.3.2 **Sub Clock**

24.3.2.1 To Oscillate Sub Clock

To oscillate the sub clock, set the CM07 bit in the CM0 register to 0 (clock other than the sub clock) and the CM03 bit to 1 (XCIN-XOUT drive capability HIGH). Then, set the CM04 bit in the CM0 register to 1 (XCIN-XCOUT oscillation function). Once the sub clock becomes stabilized, set the CM03 bit to 0 (XCIN-XOUT drive capability LOW).

After the above procedure, the sub clock can be used as the CPU clock, or the count source for timer A and timer B.

(Technical update: TN-16C-119A/EA)

24.3.2.2 Oscillation Parameter Matching

If an oscillation circuit constant matching for the sub clock oscillation circuit has only been evaluated with the drive capability HIGH, the constant matching for drive capability LOW must also be evaluated.

Contact your oscillator manufacturer for details on the oscillation circuit constant matching.

24.3.3 Clock Dividing Ratio

To change bits MCD4 to MCD0, set the PM12 bit in the PM1 register to 0 (no wait state).

24.3.4 Power Consumption Control

Stabilize the main clock, sub clock, or PLL clock prior to switching the clock source for the CPU clock to one of these clocks.

24.3.4.1 Wait Mode

- When entering wait mode with setting the CM02 bit in the CM0 register to 1 (peripheral clocks stop in wait mode), set bits MCD4 to MCD0 in the MCD register to be the 10-MHz or less CPU clock frequency after dividing the main clock.
- When entering wait mode, the instructions following the WAIT instruction are stored into the instruction queue, and the program stops. Insert at least 4 NOP instructions after the WAIT instruction.
- To enter wait mode, execute the WAIT instruction while a high-level ("H") signal is applied to the $\overline{\text{NMI}}$ pin.

24.3.4.2 Stop Mode

• The MCU cannot enter stop mode if a low-level ("L") signal is applied to the NMI pin. Apply an "H" signal to enter stop mode.

- To exit stop mode by reset, apply an "L" signal to RESET pin until a main clock oscillation stabilizes.
- If using the $\overline{\text{NMI}}$ interrupt to exit stop mode, use the following procedure to set the CM10 bit in the CM1 register to 1 (all clocks stopped).

(Technical update: TN-16C-127A/EA)

- (1) Exit stop mode using the \overline{NMI} interrupt.
- (2) Generate a dummy interrupt.
- (3) Set the CM10 bit to 1 (all clocks stopped).

```
e.g., int #63 ; dummy interrupt bset CM1 ; all clocks stopped

/*dummy interrupt routine*/
dummy
reit
```

• When entering stop mode, the instructions following CM10 = 1 instruction are stored into the instruction queue, and the program stops. When stop mode is exited, the instruction lined in the queue is executed before the exit interrupt routine is handled. Insert a jmp.b instruction as follows after the instruction to set the CM10 bit is set to 1.

(Technical update: TN-16C-124A/EA)

```
fset I
                              ; I flag is set to 1
        bset 0, cm1
                              ; all clocks stopped (stop mode)
        jmp.b LABEL_001
                              ; jmp.b instruction executed (no instruction between jmp.b and LABEL.)
LABEL_001:
        nop
                              ; nop(1)
        nop
                              ; nop(2)
        nop
                              ; nop(3)
        nop
                              ; nop(4)
        mov.b #0, prcr
                              ; protection set
```

.

24.3.4.3 Suggestions to Reduce Power Consumption

The followings are suggestions to reduce power consumption when programming or designing systems.

Ports:

• Through current may flow into floating input pins. Set unassigned pins to input mode and connect them to VSS via a resistor (pull down), or set unassigned pins to output mode and leave them open.

A/D converter:

• When the A/D conversion is not performed, set the VCUT bit in the AD0CON1 register to 0 (VREF not connected). When the A/D conversion is performed, set the VCUT bit to 1 (VREF connection) and wait 1 μ s or longer to start the A/D conversion.

D/A converter:

• When the D/A conversion is not performed, set the DAiE bit (i = 0, 1) in the DACON register to 0 (output disabled) and the DAi register to 00h.

Peripheral function clock stop:

- When entering wait mode from main clock mode, on-chip oscillator mode, or on-chip oscillator low-power consumption mode, power consumption can be reduced by setting the CM02 bit in the CM0 register to 1 to stop peripheral function clock source (fPFC). However, fC32 does not stop by setting the CM02 bit to 1.
- In low-speed mode, do not set the CM02 bit to 1 (peripheral clock stops in wait mode) when entering wait mode.

(Technical update: TN-M16C-69-0104)

24.4 Protection

The PRC2 bit in the PRCR register becomes 0 (write disable) by a write to the SFR area after the PRC2 bit is set to 1 (write enable). Set a register protected by the PRC2 bit immediately after the PRC2 bit is set to 1. Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.

24.5 Interrupts

24.5.1 ISP Setting

After reset, ISP is initialized to 000000h. The program crash may occur if an interrupt is acknowledged before setting a value to ISP. Therefore, ISP must be set before any interrupt request is acknowledged. Setting ISP to an even address allows interrupt sequences to be executed at a higher speed.

To use the $\overline{\text{NMI}}$ interrupt, set ISP at the very beginning of the program. The $\overline{\text{NMI}}$ interrupt can be acknowledged after the first instruction has been executed after reset.

24.5.2 NMI Interrupt

- The $\overline{\text{NMI}}$ interrupt cannot be disabled. Connect the $\overline{\text{NMI}}$ pin to VCC1 via a resistor (pull-up) when not in use.
- The P8_5 bit in the P8 register indicates the voltage level applied to the NMI pin. Read the P8_5 bit only to determine the pin level after the NMI interrupt occurs.

24.5.3 INT Interrupt

• Edge Sensitive

Each of "H" or "L" width of signals applied to pins $\overline{\text{INT0}}$ to $\overline{\text{INT5}}$ must be 250 ns or more regardless of the CPU clock frequency.

Level Sensitive

Each of "H" or "L" width of signals applied to pins $\overline{\text{INT0}}$ to $\overline{\text{INT5}}$ must be one CPU clock cycle + 200 ns or more. For example, each of "H" or "L" width must be 234 ns or more if the CPU clock is 30 MHz.

• The IR bit in the INTiIC register (i = 0 to 5) may become 1 (interrupt requested) when the polarity settings of pins $\overline{\text{INT0}}$ to $\overline{\text{INT5}}$ are changed. Set the IR bit to 0 (interrupt not requested) after the polarity setting is changed. Figure 24.3 shows an example of the switching procedure for an $\overline{\text{INTi}}$ interrupt source (i = 0 to 5).




Figure 24.3 Switching Procedure for INTi (i = 0 to 5) Interrupt Source

24.5.4 Changing Interrupt Control Register

To change the Interrupt Control Register while an interrupt request is disabled, use the following instructions.

Changing IR bit:

The IR bit may not be changed to 0 (interrupt not requested) by writing, depending on which instruction is used. If this causes a problem, use MOV instruction to change the register. (Technical update: TN-M16C-85-0204)

Changing any bits other than IR bit:

If an interrupt request is generated while writing to the corresponding Interrupt Control Register with instructions such as MOV, the IR bit may not become 1 (interrupt requested) and the interrupt is not acknowledged. If this causes a problem, use the following instructions to write to the register: AND, OR, BCLR, BSET

24.5.5 Changing RLVL Register

The DMAII bit in the RLVL register is undefined after reset. To use interrupt priority level 7 for an interrupt, set it to 0 before setting the Interrupt Control Register.

24.6 DMAC

• Set the DMAC-associated registers while bits MDi1 and MDi0 (i = 0 to 3) in the channel i are set to 00b (DMA disabled). Then, set bits MDi1 and MDi0 to 01b (single transfer) or 11b (repeat transfer) at the end of the setup procedure, which enables the DMA request of the channel i to be acknowledged.

• Write a 1 (requested) to the DRQ bit when setting the DMiSL register.

In the M32C/80 Series, if a DMA request is generated but a receiving channel is not ready⁽¹⁾, a DMA transfer does not occur and the DRQ bit becomes 0.

NOTE:

- 1. Bits MDi1 and MDi0 are set to 00b or the DCTi register is 0000h (transferred 0 time).
- To start a DMA transfer using a software trigger, set bits DSR and DRQ in the DMiSL register to 1 simultaneously.

e.g.,

OR.B #0A0h, DMiSL ; set bits DSR and DRQ to 1 simultaneously

- While the DCTi register in the channel i is set to 1, do not generate a DMA request in the channel i in the timing that bits MDi1 and MDi0 in the DMDj register (j = 0, 1) corresponding to the channel i are set to 01b (single transfer) or 11b (repeat transfer). (Technical update: TN-M16C-88-0209)
- Select a peripheral function used as a DMA request source after setting the DMA-associated registers. When the INT interrupt is selected as a DMA request source, do not set the DCTi register to 1.
- Wait six CPU clock cycles or more by program to enable DMA after setting the DMiSL register⁽²⁾.

NOTE:

2. To enable DMA means changing bits MDi1 and MDi0 in the DMDj register from 00b (DMA disabled) to 01b (single transfer) or 11b (repeat transfer).

24.7 Timers

24.7.1 Timer A, Timer B

Timers are stopped after reset. Set the TAiS (i = 0 to 4) or TBjS (j = 0 to 5) bit in the TABSR or TBSR register to 1 (count starts) after setting timer operating mode, count source, and counter value.

The following registers and bits must be changed while the TAiS or TBjS bit is set to 0 (count stops).

- Registers TAiMR and TBiMR
- UDF register
- Bits TAZIE, TA0TGL, and TA0TGH in the ONSF register
- TRGSR register

24.7.2 Timer A

24.7.2.1 Timer A (Timer Mode)

- The TAiS bit (i = 0 to 4) in the TABSR register is set to 0 (count stops) after reset. Set the TAiS bit to 1 (count starts) after selecting timer operating mode and setting the TAi register.
- The TAi register indicates a counter value while counting at any given time. However, FFFFh can be read in the reload timing. A setting value can be read between when the TAi register is set while a counter stops and when a counter is started.

24.7.2.2 Timer A (Event Counter Mode)

- The TAiS bit (i = 0 to 4) is set to 0 (count stops) after reset. Set the TAiS bit to 1 (count starts) after selecting timer operating mode and setting the TAi register.
- The TAi register indicates a counter value while counting at any given time. However, FFFFh can be read if the timer underflows or 0000h if the timer overflows, in the reload timing. A setting value can be read between setting the TAi register while a counter stops and starting a counter.

24.7.2.3 Timer A (One-Shot Timer Mode)

- The TAiS bit (i = 0 to 4) in the TABSR register is set to 0 (count stops) after reset. Set the TAiS bit to 1 (count starts) after selecting timer operating mode and setting the TAi register.
- The following occurs when the TAiS bit in the TABSR register is set to 0 (count stops) while counting.
 - The counter stops counting and the contents of the reload register is reloaded.
 - The TAiOUT pin outputs a low-level ("L") signal.
 - The IR bit in the TAiIC register becomes 1 (interrupt requested) after one CPU clock cycle.
- One-shot timer is operated by an internal count source. When an external trigger is selected, a maximum of one count source clock delay occurs between the trigger input to the TAiIN pin and the one-shot timer output.
- The IR bit becomes 1 when one of the following procedures are used to set timer operating mode.
 - When selecting one-shot timer mode after reset.
 - When switching from timer mode to one-shot timer mode.
 - When switching from event counter mode to one-shot timer mode.

To use the timer Ai interrupt (IR bit), set the IR bit to 0 after one of the above setting has done.

• When a retrigger occurs while counting, the contents of the reload register is reloaded after the counter decrements by one, and continues counting.

To generate a retrigger while counting, wait 1 count source clock cycle or more after the last trigger.

• When an external trigger input is selected to start counting in timer A one-shot timer mode, do not provide an external retrigger input for 300 ns before a timer A counter value reaches 0000h. One-shot timer may stop counting.

(Technical update: TN-16C-125A/EA)

24.7.2.4 Timer A (Pulse Width Modulation Mode)

- The TAiS bit (i = 0 to 4) in the TABSR register is set to 0 (count stops) after reset. Set the TAiS bit to 1 (count starts) after selecting timer operating mode and setting the TAi register.
- The IR bit becomes 1 when one of the following procedures are used to select timer operating mode.
 - When selecting PWM mode after reset.
 - When switching from timer mode to PWM mode.
 - When switching from event counter mode to PWM mode.

To use the timer Ai interrupt (IR bit), set the IR bit to 0 after one of the above setting has done.

- The following occurs when the TAiS bit is set to 0 (count stops) while PWM pulse is output.
 - The counter stops.
 - If the TAiOUT pin outputs a high-level ("H") signal, the signal changes to "L" and the IR bit becomes 1.
 - If the TAiOUT pin outputs an "L" signal, its output signal and the IR bit remains unchanged.

24.7.3 Timer B

24.7.3.1 Timer B (Timer Mode, Event Counter Mode)

• The TBiS bit (i = 0 to 5) in the TABSR or TBSR register is set to 0 (count stops) after reset. Set the TBiS bit to 1 (count starts) after selecting timer operating mode and setting the TBi register. Bits TB2S to TB0S are bits 7 to 5 in the TABSR register. Bits TB5S to TB3S are bits 7 to 5 in the TBSR register.

• The TBi register indicates a counter value while counting at any given time. However, FFFFh can be read in the reload timing. A setting value can be read between setting the TBi register while a counter stops and starting a counter.

24.7.3.2 Timer B (Pulse Period/Pulse Width Measurement Mode)

- To set the MR3 bit to 0 (no overflow), wait for one or more count source cycles to write to the TBiMR register after the MR3 bit becomes 1, while the TBiS bit is set to 1. (Technical update: TN-M16C-75-0110)
- Use the IR bit in the TBiIC register to detect overflow. The MR3 bit is used only to determine an interrupt request source within the interrupt routine.
- When the first valid edge is input after the count starts, an undefined value is transferred to the reload register. At this time, the timer Bi interrupt request is not generated.
- The counter value is undefined when the count starts. Therefore, the MR3 bit may become 1 (overflow) and causes a timer Bi interrupt request to be generated before a valid edge is input.
- The IR bit may become 1 (interrupt requested) by changing bits MR1 and MR0 in the TBiMR register after the count starts. If the same value is written to bits MR1 and MR0, the IR bit is not changed.
- Pulse width is repeatedly measured in pulse width measurement mode. Determine by program whether the measurement result is high ("H") or low ("L").
- If an overflow and a valid edge input occur simultaneously in pulse period measurement mode, an interrupt request is generated only once, which results in the valid edge not being recognized. Do not let an overflow occur.
- In pulse width measurement mode, determine whether an interrupt source is a valid edge input or an overflow by reading the port level in the TBi interrupt routine.

24.8 Three-Phase Motor Control Timer Function

• Do not write to the TAi or the TAi1 register (i = 1, 2, 4) in the timing that timer B2 underflows. If there is a possibility to write in this timing, read the value of the timer B2 register to verify that there is a sufficient time until timer B2 underflows, and then write to the TAi1 register immediately. (Technical update: TN-M16C-86-0205)

24.9 Serial Interfaces

24.9.1 Changing UiBRG Register (i = 0 to 4)

Set the UiBRG register after setting bits CLK1 and CLK0 in the UiC0 register. When bits CLK1 and CLK0 are changed, the UiBRG register must be set again.

24.9.2 Clock Synchronous Mode

24.9.2.1 Transmit Operation

If an external clock is selected, the following conditions must be met while the external clock is held "H" when the CKPOL bit in the UiC0 register (i = 0 to 4) is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the serial clock), or while the external clock is held "L" when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the serial clock)

- Set the TE bit in the UiC1 register to 1 (transmit operation enabled).
- Set the RE bit in the UiC1 register to 1 (receive operation enabled).
- The TI bit in the UiC1 register is 0 (data in the UiTB register).

The RE bit setting is not required for a transmit-only operation.

24.9.2.2 Receive Operation

- In clock synchronous mode, the serial clock is controlled by the transmit control circuit. Set the UARTiassociated registers for a transmit operation as well, even if the MCU is used only for receive operation. Dummy data is output from the TXDi pin while receiving if the TXDi pin is set to output mode.
- If data is received continuously, an overrun error occurs when the RI bit in the UiC1 register is 1 (data in the UiRB register) and the seventh bit of the next data is received in the UARTi receive shift register. And the OER bit in the UiRB register becomes 1 (overrun error occurred). In this case, the UiRB register becomes undefined. If an overrun error occurs, the IR bit in the SiRIC register is not changed to 1.
- The following two conditions must be satisfied to use continuous receive mode (UiRRM bit is set to 1).
 - (1) The CKDIR bit in the UiMR register is set to 1 (external clock).
 - (2) The RTS function is not used.

To receive data continuously under the other conditions, set the UiRRM bit to 0 (continuous receive mode disabled), and write dummy data to the UiTB register every time a receive operation is completed.

24.9.3 **UART Mode**

Set the UiERE bit in the UiC1 register after setting the UiMR register.

24.9.4 Special Mode 1 (I²C Mode)

To generate the start condition, stop condition, or restart condition, set the STSPSEL bit in the UiSMR4 register to 0. Then, wait for a half clock cycle of the serial clock or more to change individual condition generation bit (the STAREQ bit, STPREQ bit, or RSTAREQ bit) from 0 to 1.

(Technical update: TN-16C-130A/EA)

24.10 A/D Converter

• Set the ADST bit to 1 (A/D conversion starts) after setting registers AD0CON0 (ADST bit excluded), AD0CON1, AD0CON2, AD0CON3, and AD0CON4.

- When the VCUT bit in the AD0CON1 register is changed from 0 (VREF not connected) to 1 (VREF connected), wait for 1 μ s or more to start A/D conversion. Set the VCUT bit to 0 when A/D conversion is not used to reduce power consumption.
- To prevent latch-up and malfunction due to noise and also to minimize a conversion error, insert a capacitor between the AVSS pin and each of the following pins: the AVCC pin, VREF pin, or analog input pin ANi_j (i = none, 15; j = 0 to 7). Insert a capacitor between the VCC pin and the VSS pin as well. Figure 24.4 shows an example of individual pin handling.




Figure 24.4 Individual Pin Handling

- Set the port direction bit in the PDk register (k = 0 to 15), which corresponds to a pin used as an analog input pin, to 0 (input mode). Also, set the port direction bit in the PDk register corresponding to the \overline{ADTRG} pin, to 0 (input mode.)
- When the key input interrupt is used, do not select pins P10_4 to P10_7 (AN_4 to AN_7) as analog input pins.
- ϕ AD frequency must be 16 MHz or lower when VCC1 = 4.2 V to 5.5 V, or 10 MHz or lower when VCC1 = 3.0 V to 5.5 V. When the sample and hold is not activated, ϕ AD frequency must be 250 kHz or higher. When the sample and hold is activated, ϕ AD frequency must be 1 MHz or higher.
- When A/D operating mode is changed, set bits CH2 to CH0 in the AD0CON0 register or bits SCAN1 and SCAN0 in the AD0CON1 register again to select analog input pins.
- The voltage applied to AN_0 to AN_7, AN15_0 to AN15_7, ANEX0, and ANEX1 must be VCC1 or below.

• If an A/D conversion in progress is forcibly aborted by setting the ADST bit in the AD0CON0 register to 0 (A/D conversion stops), the A/D conversion result will be incorrect. The AD0i register which is not performing A/D conversion may also be incorrect. If the ADST bit is set to 0 during A/D conversion, do not use values obtained from any of AD0i registers.

- External triggers cannot be used in DMAC operating mode. Do not read the AD00 register using instructions.
- Do not perform A/D conversion in wait mode.
- To abort an A/D conversion in progress by setting the ADST bit in the AD0CON0 register to 0 in single sweep mode, disable interrupts before setting the ADST bit to 0. (Technical update: TN-16C-132A/EA)

24.11 Programmable I/O Ports

• Pins P7_2 to P7_5, P8_0, and P8_1 have the forced cutoff function of the three-phase PWM output. When these ports are set in output mode (port output, timer output, three-phase PWM output, serial interface output), they are affected by the three-phase motor control timer function and the $\overline{\text{NMI}}$ pin setting. Table 24.5 shows the INVC0 register setting, $\overline{\text{NMI}}$ pin input level, and output pin states.

Table 24.5 INVC0 Register Setting, NMI Pin Level, and Output Pin Status


Setting Value of th	ne INVC0 Register	NMI Pin	Pin States of P7_2 to P7_5, P8_0, P8_1
INV02 Bit	INV03 Bit	Input Level	(when set in output mode)
0 (three-phase motor control timer function not used)	I	-	Output functions selected using registers PS1, PSL1, PSC, PS2, and PSL2
1 (three-phase motor control timer function used)	0 (three-phase motor control timer output disabled)	-	High-impedance states
	1 (three-phase motor control timer output enabled) ⁽¹⁾	Н	Output functions selected using registers PS1, PSL1, PSC, PS2, and PSL2
		L (forcibly terminated)	High-impedance states


^{-:} Not affected by the bit setting nor the pin state NOTE:

^{1.} The INV03 bit becomes 0 after a low-level ("L") signal is applied to the NMI pin.

[•] The availability of the pull-up resistors is undefined until the internal power voltage stabilizes even if the \overline{RESET} pin is held "L".

Appendix 1. Package Dimensions





Index

[A]		[M]	
AD00 to AD07	258	MCD	73
AD0CON0	254	MOD	
AD0CON1	255		
AD0CON2	256	[0]	
AD0CON3	257	[-]	
AD0CON4		ONSF	153
AIER	115	01101	100
[C]		[P]	
CM0	71 110	P0 to P15	
CM1	•	PCR	
		PD0 to PD15	
CDSDE		PLC0	
CPSRF		PLC1	
CRCIN		PM0	
CROIN	274	PM1	
		PM2	_
[D]		PRCR	_
		PS0	
D4INT		PS1	
DA0		PS2	
DA1	_	PS3	
DACON		PSC	
DCT0 to DCT3		PSL0	
DM0SL to DM3SL		PSL1	
DMA0 to DMA3		PSL2	
DMD0		PSL3	
DMD1		PUR0	
DRA0 to DRA3		PUR1	
DRC0 to DRC3		PUR2	
DS DSA0 to DSA3		PUR3 PUR4	
DTT			
DII	100	PWCR0 PWCR1	
[E]		FWORT	07
[-]		[R]	
EWCR0 to EWCR3	55	[]	
		RLVL	105, 134
[1]		RMAD0 to RMAD7	115
ICTB2	185	[T]	
IDB0			
IDB1	187	TA0 to TA4	149
IFSR		TA0MR to TA4MR145, 146	
Interrupt Control Register (1)	•	TA1, TA2, TA4, TA11, TA21, TA41 .	
Interrupt Control Register (2)		TA1MR, TA2MR, TA4MR	
INVC0		TABSR152	
INVC1		TB0 to TB5	

TB0MR to TB5MR167, 1	•
TB2MR	
TB2SC	185
TBSR	171
TCSPR	77, 144
TRGSR1	51, 184
[U]	
U0BRG to U4BRG	204
U0C0 to U4C0	203
U0C1 to U4C1	204
U0MR to U4MR	
U0RB to U4RB	
U0SMR to U4SMR	
U0SMR2 to U4SMR2	
U0SMR3 to U4SMR3	
U0SMR4 to U4SMR4	
U0TB to U4TB	
UDF	150
[٧]	
VCR1	38
VCR2	
[W]	
WDC	40, 119
WDTS	
[X]	
X0R to X15R	276
XYC	276
[Y]	
Y0R to Y15R	276

REVISION HISTORY	M32C/8A Group Hardware Manual
------------------	-------------------------------

Rev. Dat	Date		Description	
	Date	Page	Summary	
Rev.1.00	Jul 15, 2007	_	First Edition issued	

M32C/8A Group Hardware Manual

Publication Data: Rev.1.00 Jul 15, 2007

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

© 2007. Renesas Technology Corp., All rights reserved. Printed in Japan

M32C/8A Group Hardware Manual

